Chapter #11: Computer Organization

Contemporary Logic Design

Randy H. Katz University of California, Berkeley July 1993

© R.H. Katz Transparency No. 11-1

Motivation

Contemporary Logic Design Computer Organization

- Computer Design as an application of digital logic design procedure
- Computer = Processing Unit + Memory System
- Processing Unit = Control + Datapath
- Control = Finite State Machine

Inputs = Machine Instruction, Datapath Conditions

Outputs = Register Transfer Control Signals

Instruction Interpretation = Instruction Fetch, Decode, Execute

• Datapath = Functional Units + Registers

Functional Units = ALU, Multipliers, Dividers, etc.

Registers = Program Counter, Shifters, Storage Registers


© R.H. Katz Transparency No. 11-2

Chapter Overview

Contemporary Logic Design Computer Organization

Design of Datapaths and Processor Control Units

- Datapath interconnection strategies:
 Point-to-Point, Single Bus, Multiple Busses
- Structure of the State Diagram/ASM Chart to describe controller FSM



Structure of a Computer

Contemporary Logic Design Computer Organization

Example of Instruction Sequencing

Instruction: Add Rx to Ry and place result in Rz

Step 1: Fetch the Add instruction from Memory to Instruction Reg

Step 2: Decode Instruction

Instruction in IR is an ADD

Source operands are Rx, Ry

Destination operand is Rz

Step 3: Execute Instruction

Move Rx, Ry to ALU

Set up ALU to perform ADD function

ADD Rx to Ry

Move ALU result to Rz

© R.H. Katz Transparency No. 11-5

Contemporary Logic Design

Computer Organization

Structure of a Computer

Instruction Types

Data Manipulation

Add, Subtract, etc.

Data Staging

Load/Store data to/from memory

Register-to-register move

Control

Conditional/unconditional branches

subroutine call and return

© R.H. Katz Transparency No. 11-6

Contemporary Logic Design

Computer Organization

Structure of a Computer

Control

Elements of the Control Unit (aka Instruction Unit):

Standard FSM things:

State Register

Next State Logic


Output Logic (datapath control signaling)


Plus Additional "Control" Registers:


Instruction Register (IR)


Program Counter (PC)

Contemporary Logic Design Structure of a Computer Computer Organization Control Reset Initialize **Control State Diagram** Machine Reset Fetch Fetch Instruction Instr. Different Sequence Decode for Each Instruction Type Execute Load/ Register-XEQ Branch Store to-Register Instructions partitioned into three classes: Branch Not Taken • Branch Incr. **Branch** PC Taken Load/Store Register-to-Register Housekeeping © R.H. Katz Transparency No. 11-8









Structure of a Computer

Contemporary Logic Design Computer Organization

Block Diagram/Register Transfer View

Placement of Data and Instructions in Memory:

- Data and instructions mixed in memory: Princeton Architecture
- Data and instructions in separate memory: Harvard Architecture

Princeton architecture simpler to implement

Harvard architecture has certain performance advantages:

overlap instruction fetch with operand fetch

We assume the more common Princeton architecture throughout

© R.H. Katz Transparency No. 11-13

Contemporary Logic Design

Structure of a Computer

Contemporary Logic Design Computer Organization

Block Diagram/Register Transfer View

Trace an instruction: AC := AC + Mem<address>

1. Instruction Fetch:

Move PC to MAR

Initiate a memory read sequence

Move data from memory to IR

2. Instruction Decode:

Op code bits of IR are input to control FSM

Rest of IR bits encode the operand address

© R.H. Katz Transparency No. 11-14

Structure of a Computer

Computer Organization Block Diagram/Register Transfer View

Trace an instruction: AC := AC + Mem<address>

3. Operand Fetch:

Move operand address from IR to MAR Initiate a memory read sequence

4. Instruction Execute:

Data available on load path

Move data to ALU input

Configure ALU to perform ADD operation

Move S result to AC

5. Housekeeping:

Increment PC to point at next instruction

Structure of a Computer

Block Diagram/Register Transfer View

Control: Transfer data from one register to another

Assert appropriate control signals

Register transfer notation

Register to Register moves

Contemporary Logic Design

Computer Organization

Ifetch: $PC \rightarrow MAR$; -- move PC to MAR

> Memory Read: -- assert Memory READ signal

Memory → IR: -- load IR from Memory

Instruction Decode: IF IR<op code> = ADD_FROM_MEMORY

Instruction Execution: IR<addr> → MAR;

-- move operand addr to MAR

Memory Read; -- assert Memory READ signal

Memory → ALU B;

-- gate Memory to ALU B

Assert Control

Signal

AC → ALU A; ALU ADD;

-- gate AC to ALU A

-- instruct ALU to perform ADD


ALU $S \rightarrow AC$;


-- gate ALU result to AC


PC+1:

-- increment PC

© R.H. Katz Transparency No. 11-16







Structure of a Computer

Contemporary Logic Design
Computer Organization

I/O Interface

Memory-Mapped I/O

I/O devices share the memory address space

Control registers manipulated just like memory word

Read/write register to initiate I/O operation

Polling

Programs periodically checks whether I/O has completed

Interrupts

Device signals CPU when operation is complete

Software must take over to handle the data transfers from the device

Check for interrupt pending before fetching next instruction

Save PC & vector to special memory location for next instruction

Instruction set includes a "return from interrupt" instruction

Bussing Strategies

Contemporary Logic Design
Computer Organization

Register-to-Register Coummunications

- Point-to-point
- Single shared bus
- Multiple special purpose busses

Tradeoffs between datapath/control complexity and amount of parallelism supported by the hardware

Case study:

Four general purpose registers that must be able to exchange their contents

Swap instruction must be supported:

SWAP(Ri, Rj)

 $Ri \rightarrow Rj$;

 $Rj \rightarrow Ri$;

© R.H. Katz Transparency No. 11-21


Contemporary Logic Design

Computer Organization

Bussing Schemes

Contemporary Logic Design Computer Organization

Point-to-Point Connection Scheme



Four registers interconnected via 4:1 Mux's and point-to-point connections

- Edge-triggered N bit registers controlled by LDi signals
- N x 4:1 MUXes per register, controlled by Si<1:0> signals

© R.H. Katz Transparency No. 11-22

Bussing Schemes

Point-to-point Connections

Example:

Register transfers R1 \rightarrow R0 and R2 \rightarrow R3

Register transfer operations:

 $01 \rightarrow S0<1:0>$; Enable path from R1 to R0

 $10 \rightarrow S3<1:0>$; Enable path from R2 to R3

1 → LD0; Assert load for R0

1 → LD3; Assert load for R3


Bussing Schemes

Contemporary Logic Design
Computer Organization

Point-to-point Connections

When control signals are asserted and when they take place:

Enter state X:



On entering state Y: LD signals are syn

LD signals asserted

LD signals are synchronous and take effect at the same time as the state transition!

Do not take effect until next rising clock

Multiplexor control signals asserted R1 outputs arrive at R0 inputs

R2 outputs arrive at R3 inputs

Moore Machine State Diagram

© R.H. Katz Transparency No. 11-23

Bussing Schemes

Contemporary Logic Design Computer Organization

Point-to-point connections

Implementation of Register SWAP operation

SWAP(R1, R2):

01 → S2<1:0>; ⁻ 10 → S1<1:0>; ⁻

Establish connection paths

1 → LD2; 1 → LD1;

Swap takes place at next state transition

Point-to-Point Scheme Plusses and Minuses:

- + transfer a new value into each of the four registers at same time
- + register swap implemented in a single control state
- 5 gates to implement 4:1 MUX
 32 bit wide datapath implies 32 x 5 x 4 registers
 = 640 gates!
 very expensive implementation

© R.H. Katz Transparency No. 11-25


Contemporary Logic Design

Computer Organization

Bussing Strategies

Contemporary Logic Design Computer Organization

Single Bus Interconnection



- per register MUX block replaced by single block
- 25% hardware cost of previous alternative
- shared set of pathways is called a BUS

Single bus becomes a critical resource -- used by only one transfer at a time

© R.H. Katz Transparency No. 11-26

Bussing Strategies

Single Bus Interconnection

Example: $R1 \rightarrow R0$ and $R2 \rightarrow R3$

State X: $(R1 \rightarrow R0)$

 $01 \rightarrow S<1:0>$;

1 → LD0;

State Y: $(R2 \rightarrow R3)$

10 → S<1:0>;

1 → LD3;

Datapath no longer supports two simultaneous transfers! Thus two control states are required to perform the transfers

Bussing Strategies

Contemporary Logic Design Computer Organization

Single Bus Interconnection

SWAP Operation

A special TEMP register must be introduced ("Register 4")

MUX's become 5:1 rather than 4:1

State X: $(R1 \rightarrow R4)$ Three states are required rather than one!

001 → S<2:0>; plus extra register and wider mux

1 → LD4;

1 → LD1;

More control states because this datapath supports less parallel activity

State Y: $(R2 \rightarrow R1)$

 $010 \rightarrow S<2:0>$;

Engineering choices made based on how frequently multiple transfers take place at


the same time


State Z: $(R4 \rightarrow R2)$


100 → S<2:0>


1 → LD2:

© R.H. Katz Transparency No. 11-28









Bussing Strategies

Contemporary Logic Design
Computer Organization

Implemented

in three cycles

rather than four

Multiple Busses

Instruction Interpretation for "ADD Mem[X]"

Fetch Operand

Cycle 1: IR<operand address> → ABUS;

ABUS → MAR;

Cycle 2: Memory Read;

Databus → MBR;

Perform ADD

Cycle 3: MBR → MBUS;

MBUS → ALU B; AC → ALU A;

ADD;

Write Result → RBUS;

RBUS \rightarrow AC;

Advantage of separate ABUS:

overlap PC → MAR with instruction execution

© R.H. Katz Transparency No. 11-33

© R.H. Katz Transparency No. 11-35

Contemporary Logic Design

Computer Organization


Finite State Machines for Simple CPUs

Contemporary Logic Design Computer Organization

State Diagram and Datapath Derivation

Processor Specification:

Instruction Format:




Load from memory: Mem[XXX] → AC; Store to memory: AC → Mem[XXX];

Add from memory: $AC + Mem[XXX] \rightarrow AC$;

Branch if accumulator is negative: $AC < 0 \Rightarrow XXX \rightarrow PC$;

Memory Interface:




© R.H. Katz Transparency No. 11-34

Finite State Machines for Simple CPUs

Deriving the State Diagram and Datapath

First pass state diagram:



Finite State Machines for Simple CPUs

Deriving the State Diagram and Datapath

Assume Synchronous Mealy Machine:

Transitions associated with arcs rather than states


Reset State (State 0) and Instruction Fetch Sequence





Contemporary Logic Design


Computer Organization


On Reset: zero the PC Mem Request unasserted Mem asserts Wait signal



















Contemporary Logic Design **Finite State Machines for Simple CPUs** Computer Organization Deriving the State Diagram and Datapath **Execution Sequences** Load Sequence like IFetch, except that IR<15:14>=00/ operand address comes from IR and data should IR<13:0> → MAR be loaded into AC Wait/ LD0 Wait/ MAR → Memory, 1 → Read/Write, → Request © R.H. Katz Transparency No. 11-43








































© R.H. Katz Transparency No. 11-57





Finite State Machines for Simple CPUs

Contemporary Logic Design
Computer Organization

Mapping onto Datapath Operations

Observe that instruction fetch and operand fetch take place at different times

This implies that IR, PC, and MAR transfers can be implemented by single bus (Address Bus)

Combine MBR, IR, ALU B, and AC connections (Memory Bus)


Combine ALU, AC, and MBR connections (Result Bus)

Three bus architecture: AC + MBR → AC implemented in single state

Finite State Machines for Simple CPUs

Contemporary Logic Design

Mapping onto Datapath Operations



AC has two inputs, RBUS and MBUS (Other registers except MBR have single input and output)

Dual ported configuration is more complex

Better idea: reuse existing paths were possible MBR → AC transfer implemented by PASS B ALU operation

© R.H. Katz Transparency No. 11-61

Finite State Machines for Simple CPUs

Contemporary Logic Design Computer Organization

Mapping onto Datapath Operations

Detailed implementation of register transfer operations

More detailed control operations are called *microoperations*


One register transfer operation = several microoperations


Some operations directly implemented by functional units:

e.g., ADD, Pass B, 0 → PC, PC + 1 → PC

Some operations require multiple control operations:

e.g., PC → MAR implemented as PC → ABUS and ABUS → MAR





Finite State Machines for Simple CPUs

Contemporary Logic Design

Mapping onto Datapath Operations

Relationship between register transfer and microoperations:

| Register Transfer | <u>Microoperations</u> |
|-------------------|--------------------------------|
| 0 → PC | 0 → PC (delayed); |
| PC + 1 → PC | PC + 1 → PC (delayed); |
| PC → MAR | PC → ABUS (immediate), |
| | ABUS → MAR (delayed); |
| MAR → Address Bus | MAR → Address Bus (immediate); |
| Data Bus → MBR | Data Bus → MBR (delayed); |
| MBR → Data Bus | MBR → Data Bus (immediate); |
| MBR → IR | MBR → ABUS (immediate), |
| | ABUS → IR (delayed); |
| MBR → AC | MBR → MBUS (immediate), |
| | MBUS → ALU B (immediate), |
| | ALU PASS B (immediate), |
| | ALU Result → RBUS (immediate), |
| | RBUS → AC (delayed); |
| | |

© R.H. Katz Transparency No. 11-65

© R.H. Katz Transparency No. 11-67

Finite State Machines for Simple CPUs

Contemporary Logic Design Computer Organization

Mapping onto Datapath Operations

Relationship between register transfer and microoperations:

| Register Transfer | Microoperations |
|-------------------|--------------------------------|
| AC → MBR | AC → RBUS (immediate), |
| | RBUS → MBR (delayed); |
| AC + MBR → AC | AC → ALU A (immediate), |
| | MBR → MBUS (immediate), |
| | MBUS → ALU B (immediate), |
| | ALU ADD (immediate), |
| | ALU Result → RBUS (immediate), |
| | RBUS → AC (delayed); |
| IR<13:0> → MAR | IR → ABUS (immediate), |
| | ABUS → IR (delayed); |
| IR<13:0> → PC | IR → ABUS (immediate), |
| | ABUS → PC (delayed); |
| 1 → Read/Write | Read (immediate); |
| 0 → Read/Write | Write (immediate); |

Special microoperations for AC → ALU and ALU Result → RBUS not strictly necessary since these connections can be hardwired

Request (immediate);

___ © R.H. Katz Transparency No. 11-66

Contemporary Logic Design **Finite State Machines for Simple CPUs** Computer Organization Mapping onto Datapath Operations Revised microoperation signal flow Memory Mem Mem Reset Wait Addr Data Bus Bus Read/Write Request $0 \rightarrow PC$ 5 inputs D PC + 1 → PC Α PC → ABUS make sure that Reset and 0 Т IR → ABUS Wait are synchronized Ν $ABUS \rightarrow MAR$ Α Т Р ABUS → PC R MAR → Memory Address Bus Α 16 datapath control lines 0 Memory Data Bus → MBR Т MBR → Memory Data Bus Н MBR → MBUS 2 memory control lines MBUS → IR $MBUS \rightarrow ALUB$ RBUS → AC RBUS → MBR ALU ADD ALU PASS B IR<15:14> AC<15>

Controller Implementation

Contemporary Logic Design Computer Organization

Chapter Summary

1 → Request

- Basic organization of the Von Neumann computer
 Separation of processor and memory
- · Datapath connectivity
- Control Unit Organization

Register transfer operation