

## Chapter #11: Computer Organization

*Contemporary Logic Design*

Randy H. Katz  
University of California, Berkeley

July 1993

### Motivation

- Computer Design as an application of digital logic design procedure
- Computer = Processing Unit + Memory System
- Processing Unit = Control + Datapath
- Control = Finite State Machine
  - Inputs = Machine Instruction, Datapath Conditions
  - Outputs = Register Transfer Control Signals
  - Instruction Interpretation = Instruction Fetch, Decode, Execute
- Datapath = Functional Units + Registers
  - Functional Units = ALU, Multipliers, Dividers, etc.
  - Registers = Program Counter, Shifters, Storage Registers


### Chapter Overview

#### *Design of Datapaths and Processor Control Units*

- Datapath interconnection strategies:
  - Point-to-Point, Single Bus, Multiple Busses
- Structure of the State Diagram/ASM Chart to describe controller FSM

### Structure of a Computer

#### *Block Diagram View*



## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### Example of Instruction Sequencing

Instruction: Add Rx to Ry and place result in Rz

Step 1: *Fetch the Add instruction from Memory to Instruction Reg*

Step 2: *Decode Instruction*

Instruction in IR is an ADD

Source operands are Rx, Ry

Destination operand is Rz

Step 3: *Execute Instruction*

Move Rx, Ry to ALU

Set up ALU to perform ADD function

ADD Rx to Ry

Move ALU result to Rz

© R.H. Katz Transparency No. 11-5

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### Instruction Types

- Data Manipulation  
Add, Subtract, etc.
- Data Staging  
Load/Store data to/from memory  
Register-to-register move
- Control  
Conditional/unconditional branches  
subroutine call and return

© R.H. Katz Transparency No. 11-6

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### Control

Elements of the Control Unit (aka Instruction Unit):

Standard FSM things:

State Register

Next State Logic

Output Logic (datapath control signaling)

Plus Additional "Control" Registers:

Instruction Register (IR)

Program Counter (PC)

© R.H. Katz Transparency No. 11-7

## Structure of a Computer

Contemporary Logic Design  
Computer Organization


### Control

#### Control State Diagram

- Reset
- Fetch Instruction
- Decode
- Execute

Instructions partitioned into three classes:

- Branch
- Load/Store
- Register-to-Register



© R.H. Katz Transparency No. 11-8

## Structure of a Computer


Contemporary Logic Design  
Computer Organization

### Datapath

Arithmetic Circuits  
constructed in  
hierarchical and  
iterative fashion

Each bit in datapath  
is functionally identical

4-bit  
8-bit  
16-bit  
32-bit  
Datapaths




Hierarchical Construction of  
Full Adder

© R.H. Katz Transparency No. 11-9

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### Datapath



1 bit wide

2 bits wide

Bit Slice Concept

iterate to build n-bit wide  
datapaths


© R.H. Katz Transparency No. 11-10

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### Datapath

ALU Block Diagram



© R.H. Katz Transparency No. 11-11

## Structure of a Computer


Contemporary Logic Design  
Computer Organization

### Block Diagram/Register Transfer View

Single Accumulator  
Machine

AC := AC <op> Mem

"single address  
instructions"  
AC implicit operand



Arrowed Lines  
represent datapaths  
others are control flows

Memory Address Register  
Hold address during memory  
accesses

© R.H. Katz Transparency No. 11-12

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### *Block Diagram/Register Transfer View*

#### Placement of Data and Instructions in Memory:

- Data and instructions mixed in memory: Princeton Architecture
- Data and instructions in separate memory: Harvard Architecture

Princeton architecture simpler to implement

Harvard architecture has certain performance advantages:

overlap instruction fetch with operand fetch

We assume the more common Princeton architecture throughout

© R.H. Katz Transparency No. 11-13

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### *Block Diagram/Register Transfer View*

Trace an instruction:  $AC := AC + Mem<address>$

#### 1. Instruction Fetch:

Move PC to MAR

Initiate a memory read sequence

Move data from memory to IR

#### 2. Instruction Decode:

Op code bits of IR are input to control FSM

Rest of IR bits encode the operand address

© R.H. Katz Transparency No. 11-14

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### *Block Diagram/Register Transfer View*

Trace an instruction:  $AC := AC + Mem<address>$

#### 3. Operand Fetch:

Move operand address from IR to MAR

Initiate a memory read sequence

#### 4. Instruction Execute:

Data available on load path

Move data to ALU input

Configure ALU to perform ADD operation

Move S result to AC

#### 5. Housekeeping:

Increment PC to point at next instruction

© R.H. Katz Transparency No. 11-15

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### *Block Diagram/Register Transfer View*

Control: Transfer data from one register to another  
Assert appropriate control signals

#### *Register transfer notation*

*Register to Register moves*

Ifetch:       $PC \rightarrow MAR;$       -- move PC to MAR  
                  $Memory \text{ Read};$       -- assert Memory READ signal  
                  $Memory \rightarrow IR;$       -- load IR from Memory

Instruction Decode: IF  $IR<op \ code> = ADD\_FROM\_MEMORY$   
THEN

Instruction Execution:  $IR<addr> \rightarrow MAR;$       -- move operand addr to MAR  
                  $Memory \text{ Read};$       -- assert Memory READ signal

$Memory \rightarrow ALU \ B;$       -- gate Memory to ALU B  
                  $AC \rightarrow ALU \ A;$       -- gate AC to ALU A  
                  $ALU \text{ ADD};$       -- instruct ALU to perform ADD

Assert Control  
Signal

$ALU \ S \rightarrow AC;$       -- gate ALU result to AC

$PC+1;$       -- increment PC

© R.H. Katz Transparency No. 11-16

## Structure of a Computer

Contemporary Logic Design  
Computer Organization


### Memory Interface

More Realistic Block Diagram:

Issue memory request

Is it a read or a write?

Memory asks CPU to wait



Decouple memory system from internal processor operation

Memory Buffer Register

© R.H. Katz Transparency No. 11-17


## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### Memory Interface

No common clock between CPU and memory

Follow asynchronous 4-cycle handshake request/wait (ack) protocol



Memory cannot make request unless Wait signal is asserted

Hi-to-Lo transition on Wait implies that data is ready (read) or data has been latched by memory (write)


© R.H. Katz Transparency No. 11-18

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### Memory Interface

State Diagram Fragments for Read/Write Cycles



State 1: drive address bus  
assert read request  
catch data into MBR

State 2: unassert request  
hold in state until Wait reasserted

Normal Convention:

If register transfer op  
NOT asserted, it need  
not be mentioned in  
state diagram

© R.H. Katz Transparency No. 11-19

## Structure of a Computer

Contemporary Logic Design  
Computer Organization

### I/O Interface

Memory-Mapped I/O

I/O devices share the memory address space

Control registers manipulated just like memory word

Read/write register to initiate I/O operation

### Polling

Programs periodically checks whether I/O has completed

### Interrupts

Device signals CPU when operation is complete

Software must take over to handle the data transfers from the device

Check for interrupt pending before fetching next instruction

Save PC & vector to special memory location for next instruction

Instruction set includes a "return from interrupt" instruction

© R.H. Katz Transparency No. 11-20

## Bussing Strategies

Contemporary Logic Design  
Computer Organization

### Register-to-Register Communications

- Point-to-point
- Single shared bus
- Multiple special purpose busses

Tradeoffs between datapath/control complexity and amount of parallelism supported by the hardware

#### Case study:

Four general purpose registers that must be able to exchange their contents

Swap instruction must be supported:

SWAP(Ri, Rj)

Ri → Rj;


Rj → Ri;

© R.H. Katz Transparency No. 11-21

## Bussing Schemes

Contemporary Logic Design  
Computer Organization

### Point-to-Point Connection Scheme



Four registers interconnected via 4:1 Mux's and point-to-point connections

- Edge-triggered N bit registers controlled by LD<sub>i</sub> signals
- N x 4:1 MUXes per register, controlled by S<sub>i</sub><1:0> signals

© R.H. Katz Transparency No. 11-22

## Bussing Schemes

Contemporary Logic Design  
Computer Organization

### Point-to-point Connections

#### Example:

Register transfers R1 → R0 and R2 → R3

#### Register transfer operations:

- |               |                           |
|---------------|---------------------------|
| 01 → S0<1:0>; | Enable path from R1 to R0 |
| 10 → S3<1:0>; | Enable path from R2 to R3 |
| 1 → LD0;      | Assert load for R0        |
| 1 → LD3;      | Assert load for R3        |


© R.H. Katz Transparency No. 11-23

## Bussing Schemes

Contemporary Logic Design  
Computer Organization

### Point-to-point Connections

When control signals are asserted and when they take place:



Enter state X:  
Multiplexor control signals asserted  
R1 outputs arrive at R0 inputs  
R2 outputs arrive at R3 inputs

LD signals asserted  
Do not take effect until next rising clock

On entering state Y:  
LD signals are synchronous and take effect at the same time as the state transition!

Moore Machine  
State Diagram

© R.H. Katz Transparency No. 11-24

## Bussing Schemes

### Point-to-point connections

#### Implementation of Register SWAP operation

SWAP(R1, R2):

01 → S2<1:0>;

10 → S1<1:0>;

1 → LD2;

1 → LD1;

Establish connection paths


Swap takes place at next state transition

#### Point-to-Point Scheme Plusses and Minuses:

- + transfer a new value into each of the four registers at same time
- + register swap implemented in a single control state
- 5 gates to implement 4:1 MUX  
32 bit wide datapath implies 32 x 5 x 4 registers  
= 640 gates!  
very expensive implementation

## Bussing Strategies

### Single Bus Interconnection



- per register MUX block replaced by single block
- 25% hardware cost of previous alternative
- shared set of pathways is called a BUS

Single bus becomes a critical resource --  
used by only one transfer at a time

## Bussing Strategies

### Single Bus Interconnection

Example: R1 → R0 and R2 → R3

State X: (R1 → R0)

01 → S<1:0>;

1 → LD0;

State Y: (R2 → R3)

10 → S<1:0>;

1 → LD3;

Datapath no longer supports two simultaneous transfers!  
Thus two control states are required to perform the transfers

## Bussing Strategies

### Single Bus Interconnection

#### SWAP Operation

A special TEMP register must be introduced ("Register 4")  
MUX's become 5:1 rather than 4:1

State X: (R1 → R4)

001 → S<2:0>;

1 → LD4;

State Y: (R2 → R1)

010 → S<2:0>;

1 → LD1;

State Z: (R4 → R2)

100 → S<2:0>

1 → LD2;

Three states are required rather than one!  
plus extra register and wider mux


More control states because this datapath  
supports less parallel activity

Engineering choices made based on how  
frequently multiple transfers take place at  
the same time

## Bussing Strategies

### Alternatives to Multiplexors

#### Tri-state buffers as an interconnection scheme



Only one register's contents gated to shared bus at a time


## Bussing Strategies

### Multiple Busses

Real datapaths are a compromise between the two extremes

#### Register Transfer Diagram

#### Single Bus Design



Register transfer operations:

PC → BUS	BUS → PC	AC → ALU A
IR → BUS	BUS → IR	("hardwired")
AC → BUS	BUS → AC	
MBR → BUS	BUS → MBR	
ALU Result → BUS	BUS → ALU B	
	BUS → MAR	

## Bussing Strategies

### Multiple Busses

#### Example Register Transfer for Single Bus Design

#### Instruction Interpretation for "ADD Mem[X]"

#### Fetch Operand

Cycle 1: IR<operand address> → BUS;  
BUS → MAR;

Cycle 2: Memory Read;  
Databus → MBR;

#### Perform ADD

Cycle 3: MBR → BUS;  
BUS → ALU B;  
AC → ALU A;  
ADD;

#### Write Result


Cycle 4: ALU Result → BUS;  
BUS → AC;

Requires latch  
for ALU Result

## Bussing Strategies

### Multiple Busses

#### Three Bus Design -- Supports more parallelism



Single bus replaced by three busses:

Memory Bus (MBUS)  
Result Bus (RBUS)  
Address Bus (ABUS)



## Bussing Strategies

Contemporary Logic Design  
Computer Organization

### Multiple Busses

Instruction Interpretation for "ADD Mem[X]"

#### Fetch Operand

Cycle 1: IR<operand address> → ABUS;  
ABUS → MAR;

Cycle 2: Memory Read;  
Databus → MBR;

#### Perform ADD

Cycle 3: MBR → MBUS;  
MBUS → ALU B;  
AC → ALU A;  
ADD;

Implemented  
in three cycles  
rather than four

Write Result  
ALU Result → RBUS;  
RBUS → AC;

Advantage of separate ABUS:  
overlap PC → MAR with instruction execution

© R.H. Katz Transparency No. 11-33


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### State Diagram and Datapath Derivation


Processor Specification:

Instruction Format:



Load from memory: Mem[XXX] → AC;  
Store to memory: AC → Mem[XXX];  
Add from memory: AC + Mem[XXX] → AC;  
Branch if accumulator is negative: AC < 0 ⇒ XXX → PC;

Memory Interface:




© R.H. Katz Transparency No. 11-34

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

First pass state diagram:



© R.H. Katz Transparency No. 11-35

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

Assume Synchronous Mealy Machine:

Transitions associated with arcs rather than states

Reset State (State 0)  
and Instruction Fetch  
Sequence



On Reset:  
zero the PC  
Mem Request unasserted  
Mem asserts Wait signal

© R.H. Katz Transparency No. 11-36

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath


Assume Synchronous Mealy Machine:

Transitions associated with arcs rather than states

Reset State (State 0)  
and Instruction Fetch  
Sequence

On Reset:  
zero the PC  
Mem Request unasserted  
Mem asserts Wait signal

Instruction Fetch:  
issue read request  
4 cycle handshake on Wait signal



© R.H. Katz Transparency No. 11-37

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath


Assume Synchronous Mealy Machine:

Transitions associated with arcs rather than states

Reset State (State 0)  
and Instruction Fetch  
Sequence

On Reset:  
zero the PC  
Mem Request unasserted  
Mem asserts Wait signal

Instruction Fetch:  
issue read request  
4 cycle handshake on Wait signal



© R.H. Katz Transparency No. 11-38

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

Assume Synchronous Mealy Machine:


Transitions associated with arcs rather than states

Reset State (State 0)  
and Instruction Fetch  
Sequence

On Reset:  
zero the PC  
Mem Request unasserted  
Mem asserts Wait signal

Instruction Fetch:  
issue read request  
4 cycle handshake on Wait signal

Note: No explicit mention of the  
busses being used to implement  
register transfers!



© R.H. Katz Transparency No. 11-39

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

Assume Synchronous Mealy Machine:


Transitions associated with arcs rather than states

Reset State (State 0)  
and Instruction Fetch  
Sequence

On Reset:  
zero the PC  
Mem Request unasserted  
Mem asserts Wait signal

Instruction Fetch:  
issue read request  
4 cycle handshake on Wait signal

Note: No explicit mention of the  
busses being used to implement  
register transfers!




© R.H. Katz Transparency No. 11-40

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Operation Decode State



Four Way Next State Branch based on opcode bits

© R.H. Katz Transparency No. 11-41

## Finite State Machines for Simple CPUs


Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Execution Sequences

#### Load Sequence

like IFetch, except that  
operand address comes  
from IR and data should  
be loaded into AC



© R.H. Katz Transparency No. 11-42

## Finite State Machines for Simple CPUs


Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Execution Sequences

#### Load Sequence

like IFetch, except that  
operand address comes  
from IR and data should  
be loaded into AC



© R.H. Katz Transparency No. 11-43

## Finite State Machines for Simple CPUs


Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Execution Sequences

#### Load Sequence

like IFetch, except that  
operand address comes  
from IR and data should  
be loaded into AC



© R.H. Katz Transparency No. 11-44

## Finite State Machines for Simple CPUs


Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Execution Sequences

##### Load Sequence

like IFetch, except that operand address comes from IR and data should be loaded into AC



© R.H. Katz Transparency No. 11-45


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Store Execution Sequence

##### Memory write sequence



© R.H. Katz Transparency No. 11-46


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Store Execution Sequence

##### Memory write sequence



© R.H. Katz Transparency No. 11-47


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Store Execution Sequence

##### Memory write sequence



© R.H. Katz Transparency No. 11-48


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Store Execution Sequence

Memory write sequence



© R.H. Katz Transparency No. 11-49


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Add Execution Sequence

Similar to Load sequence  
Add MBR, AC rather than  
simply transfer MBR to AC



© R.H. Katz Transparency No. 11-50


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Add Execution Sequence

Similar to Load sequence  
Add MBR, AC rather than  
simply transfer MBR to AC



© R.H. Katz Transparency No. 11-51


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

#### Add Execution Sequence

Similar to Load sequence  
Add MBR, AC rather than  
simply transfer MBR to AC




© R.H. Katz Transparency No. 11-52

## Finite State Machines for Simple CPUs

### Deriving the State Diagram and Datapath

#### Add Execution Sequence


Similar to Load sequence  
Add MBR, AC rather than  
simply transfer MBR to AC



## Finite State Machines for Simple CPUs

### Deriving the State Diagram and Datapath


#### Branch Execution Sequence



## Finite State Machines for Simple CPUs

### Deriving the State Diagram and Datapath

#### Branch Execution Sequence



## Finite State Machines for Simple CPUs

### Deriving the State Diagram and Datapath


#### Revised/Complete State Diagram

Simplify Wait Looping

Eliminate some Wait states

At this point, Wait must be asserted, so why loop on Wait?

Why loop on Wait when resync will take place at state IF0?



## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Deriving the State Diagram and Datapath

State Machines Inputs and Outputs so far:

#### Inputs:

Reset  
Wait  
IR<15:14>  
AC<15>

#### Outputs:


0 → PC  
PC + 1 → PC  
PC → MAR  
MAR → Memory Address Bus  
Memory Data Bus → MBR  
MBR → Memory Data Bus  
MBR → IR  
MBR → AC  
AC → MBR  
AC + MBR → AC  
IR<13:0> → MAR  
IR<13:0> → PC  
1 → Read/Write  
0 → Read/Write  
1 → Request

© R.H. Katz Transparency No. 11-57

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Processor Signal Flow



© R.H. Katz Transparency No. 11-58


## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Control

Specification so far is independent of bussing strategy

Implied transfers:



This is the point-to-point connection scheme

© R.H. Katz Transparency No. 11-59

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Operations

Observe that instruction fetch and operand fetch take place at different times

This implies that IR, PC, and MAR transfers can be implemented by single bus (Address Bus)

Combine MBR, IR, ALU B, and AC connections (Memory Bus)

Combine ALU, AC, and MBR connections (Result Bus)

Three bus architecture:


AC + MBR → AC implemented in single state

© R.H. Katz Transparency No. 11-60

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Operations



AC has two inputs, RBUS and MBUS  
(Other registers except MBR have single input and output)

Dual ported configuration is more complex

Better idea: reuse existing paths were possible  
MBR → AC transfer implemented by PASS B ALU operation

© R.H. Katz Transparency No. 11-61

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Operations

Detailed implementation of register transfer operations

More detailed control operations are called *microoperations*

One register transfer operation = several microoperations

Some operations directly implemented by functional units:

e.g., ADD, Pass B, 0 → PC, PC + 1 → PC

Some operations require multiple control operations:


e.g., PC → MAR implemented as  
PC → ABUS and ABUS → MAR

© R.H. Katz Transparency No. 11-62

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Operations



PC implemented by counter with COUNT and CLEAR inputs


© R.H. Katz Transparency No. 11-63

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Operations

#### Timing of State Changes and Microoperations



© R.H. Katz Transparency No. 11-64



## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Operations

Relationship between register transfer and microoperations:

Register Transfer	Microoperations
0 → PC	0 → PC (delayed);
PC + 1 → PC	PC + 1 → PC (delayed);
PC → MAR	PC → ABUS (immediate), ABUS → MAR (delayed);
MAR → Address Bus	MAR → Address Bus (immediate);
Data Bus → MBR	Data Bus → MBR (delayed);
MBR → Data Bus	MBR → Data Bus (immediate);
MBR → IR	MBR → ABUS (immediate), ABUS → IR (delayed);
MBR → AC	MBR → MBUS (immediate), MBUS → ALU B (immediate), ALU PASS B (immediate), ALU Result → RBUS (immediate), RBUS → AC (delayed);

© R.H. Katz Transparency No. 11-65

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Operations

Relationship between register transfer and microoperations:

Register Transfer	Microoperations
AC → MBR	AC → RBUS (immediate), RBUS → MBR (delayed);
AC + MBR → AC	AC → ALU A (immediate), MBR → MBUS (immediate), MBUS → ALU B (immediate), ALU ADD (immediate), ALU Result → RBUS (immediate), RBUS → AC (delayed);
IR<13:0> → MAR	IR → ABUS (immediate), ABUS → IR (delayed);
IR<13:0> → PC	IR → ABUS (immediate), ABUS → PC (delayed);
1 → Read/Write	Read (immediate);
0 → Read/Write	Write (immediate);
1 → Request	Request (immediate);

Special microoperations for AC → ALU and ALU Result → RBUS not strictly necessary since these connections can be hardwired


© R.H. Katz Transparency No. 11-66

## Finite State Machines for Simple CPUs

Contemporary Logic Design  
Computer Organization

### Mapping onto Datapath Operations

Revised microoperation signal flow



© R.H. Katz Transparency No. 11-67

## Controller Implementation

Contemporary Logic Design  
Computer Organization

### Chapter Summary

- **Basic organization of the Von Neumann computer**
  - Separation of processor and memory
- **Datapath connectivity**
- **Control Unit Organization**
  - Register transfer operation

© R.H. Katz Transparency No. 11-68