Contemporary Logic Design Finite State Machine Design

Chapter #8: Finite State Machine Design

Contemporary Logic Design

Randy H. Katz University of California, Berkeley

June 1993

© R.H. Katz Transparency No. 8-1

Motivation

Contemporary Logic Design Finite State Machine Design

- Counters: Sequential Circuits where State = Output
- Generalizes to Finite State Machines:
 Outputs are Function of State (and Inputs)
 Next States are Functions of State and Inputs
 Used to implement circuits that control other circuits
 "Decision Making" logic
- Application of Sequential Logic Design Techniques
 Word Problems
 Mapping into formal representations of FSM behavior
 Case Studies

© R.H. Katz Transparency No. 8-2

Chapter Overview

Contemporary Logic Design Finite State Machine Design

Concept of the State Machine

- Partitioning into Datapath and Control
- When Inputs are Sampled and Outputs Asserted

Basic Design Approach

• Six Step Design Process

Alternative State Machine Representations

• State Diagram, ASM Notation, VHDL, ABEL Description Language

Moore and Mealy Machines

• Definitions, Implementation Examples

Word Problems

Case Studies

© R.H. Katz Transparency No. 8-3


Contemporary Logic Design Concept of the State Machine Finite State Machine Design Computer Hardware = Datapath + Control Qualifiers Registers **FSM** generating sequences **Combinational Functional** of control signals Units (e.g., ALU) Instructs datapath what to **Busses** do next Control "Puppeteer who pulls the Control strings" State Qualifiers Control Signal and Outputs Inputs **Datapath** "Puppet" © R.H. Katz Transparency No. 8-4

Concept of the State Machine

Contemporary Logic Design Finite State Machine Design

Example: Odd Parity Checker

Assert output whenever input bit stream has odd # of 1's



State Diagram


Present State	Input	Next State	Output
Even	0	Even	0
Even	1	Odd	0
Odd	0	Odd	1
Odd	1	Even	1

Symbolic State Transition Table

Present State	Input	Next State	Output
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

Encoded State Transition Table

© R.H. Katz Transparency No. 8-5



Concept of State Machine

Contemporary Logic Design Finite State Machine Design

Timina:

When are inputs sampled, next state computed, outputs asserted?


State Time: Time between clocking events


- · Clocking event causes state/outputs to transition, based on inputs
- For set-up/hold time considerations:
 Inputs should be stable before clocking event
- After propagation delay, Next State entered, Outputs are stable

NOTE: Asynchronous signals take effect immediately Synchronous signals take effect at the next clocking event

E.g., tri-state enable: effective immediately sync. counter clear: effective at next clock event

ediately at next clock event © R.H. Katz Transparency No. 8-7





Basic Design Approach

Contemporary Logic Design Finite State Machine Design

Six Step Process

- 1. Understand the statement of the Specification
- 2. Obtain an abstract specification of the FSM
- 3. Perform a state minimization
- 4. Perform state assignment
- 5. Choose FF types to implement FSM state register
- 6. Implement the FSM
- 1, 2 covered now; 3, 4, 5 covered later;
- 4, 5 generalized from the counter design procedure

__ © R.H. Katz Transparency No. 8-10

Basic Design Approach

Example: Vending Machine FSM

General Machine Concept:

deliver package of gum after 15 cents deposited


single coin slot for dimes, nickels

no change

Step 1. *Understand the problem:*

Draw a picture!

Block Diagram



© R.H. Katz Transparency No. 8-11

Contemporary Logic Design

Finite State Machine Design

Vending Machine Example

Contemporary Logic Design Finite State Machine Design

Step 2. Map into more suitable abstract representation


Tabulate typical input sequences:

three nickels nickel, dime dime, nickel two dimes two nickels, dime

Draw state diagram:

Inputs: N, D, reset

Output: open



Contemporary Logic Design Finite State Machine Design Vending Machine Example **Step 3: State Minimization** Present Inputs Next State D. Ν State 0¢ 0 0 0¢ 0 5¢ 1 0 10¢ Χ 5¢ 0 0 5¢ 0 1 10¢ 15¢ 0 10¢ 0 10¢ 0 1 15¢ 0 15¢ Χ

15¢

reuse states whenever possible

Symbolic State Table

© R.H. Katz Transparency No. 8-13

15¢

Output

Open

0

0

0

0

0

0

0 0


Vending Machine Example

Contemporary Logic Design Finite State Machine Design

Step 4: State Encoding

Present State Q ₁ Q ₀	Inputs D N	Next State D ₁ D ₀	Output Open
0 0	0 0	0 0	0
	0 1	0 1	0
	1 0	1 0	0
	1 1	X X	Χ
0 1	0 0	0 1	0
	0 1	1 0	0
	1 0	1 1	0
	1 1	ХХ	X
1 0	0 0	1 0	0
	0 1	1 1	0
	1 0	1 1	0
	1 1	X X	X
1 1	0 0	1 1	1
	0 1	1 1	1
	1 0	1 1	1
	1 1	ХХ	X
		l	

© R.H. Katz Transparency No. 8-14




Parity Checker Example

Contemporary Logic Design Finite State Machine Design

Step 5. Choosing FF for Implementation J-K FF

Present State Q ₁ Q ₀	Inp D	uts N	Next S	State D ₀	e J ₁	K ₁	J_0	K ₀
0 0	0	0	0	0	0	Χ	0	X
	0	1	0	1	0	Χ	1	Χ
	1	0	1	0	1	Χ	0	Χ
	1	1	Х	Χ	Χ	Χ	Χ	Χ
0 1	0	0	0	1	0	Χ	Χ	0
	0	1	1	0	1	X	Χ	1
	1	0	1	1	1	Χ	X	0
	1	1	Х	Χ	Χ	Χ	Χ	Χ
1 0	0	0	1	0	Χ	0	0	X
	0	1	1	1	Χ	0	1	Χ
	1	0	1	1	X	0	1	X
	1	1	Х	Χ	Χ	Χ	X	Χ
1 1	0	0	1	1	Χ	0	Χ	0
	0	1	1	1	Χ	0	Χ	0
	1	0	1	1	Χ	0	Χ	0
	1	1	I X	Χ	Χ	Χ	Χ	Χ

Remapped encoded state transition table



Alternative State Machine Representations

Contemporary Logic Design Finite State Machine Design

Why State Diagrams Are Not Enough

Not flexible enough for describing very complex finite state machines

Not suitable for gradual refinement of finite state machine

Do not obviously describe an *algorithm:* that is, well specified sequence of actions based on input data

algorithm = sequencing + data manipulation separation of control and data

Gradual shift towards program-like representations:

- Algorithmic State Machine (ASM) Notation
- Hardware Description Languages (e.g., VHDL)

© R.H. Katz Transparency No. 8-18

Alternative State Machine Representations

Algorithmic State Machine (ASM) Notation

Three Primitive Elements:


- State Box
- Decision Box
- Output Box

State Machine in one state block per state time

Single Entry Point

Unambiguous Exit Path for each combination of inputs

Outputs asserted high (.H) or low (.L); Immediate (I) or delayed til next clock



© R.H. Katz Transparency No. 8-19

Contemporary Logic Design

Finite State Machine Design

Alternative State Machine Representations


Contemporary Logic Design Finite State Machine Design


ASM Notation


Condition Boxes:


Ordering has no effect on final outcome


Equivalent ASM charts:
A exits to B on (10 • 11) else exit to C















```
Alternative State Machine Representations
                                                         Finite State Machine Design
      ABEL Hardware Description Language
module parity
                                          test_vectors ([clk, RESET, X] -> [SREG]
title 'odd parity checker state machine'
                                          [0,1,.X.] -> [SO];
ul device 'p22v10';
                                          [.C.,0,1] -> [S1];
                                          [.C.,0,1] -> [SO];
"Input Pins
                                          [.C.,0,1] -> [S1];
clk, X, RESET pin 1, 2, 3;
                                          [.C.,0,0] -> [S1];
                                          [.C.,0,1] \rightarrow [S0];
"Output Pins
                                          [.C.,0,1] -> [S1];
Q, Z
        pin 21, 22;
                                          [.C.,0,0] -> [S1];
                                          [.C.,0,0] -> [S1];
Q, Z
        istype 'pos,reg';
                                          [.C.,0,0] -> [S1];
                                         end parity;
"State registers
SREG = [Q, Z];
S0 = [0, 0]; " even number of 0's
S1 = [1, 1]; " odd number of 0's
equations
[Q.ar, Z.ar] = RESET; "Reset to state SO
state diagram SREG
state S0:
if X then S1
else SO;
state S1:
if X then SO
else S1;
```

Contemporary Logic Design










Moore and Mealy Machines

Contemporary Logic Design

Ad Hoc Reverse Engineering

Behavior in response to input sequence 1 0 1 0 1 0:



Partially Derived State Transition Table

Α	В	Χ	A+	B+	Z
0	0	0	?	?	0
		1	1	1	0
0	1	0	0	0	1
		1	?	?	1
1	0	0	1	0	0
		1	0	1	0
1	1	0	1	1	1
		1	1	0	1

© R.H. Katz Transparency No. 8-29

Moore and Mealy Machines

Contemporary Logic Design Finite State Machine Design

Contemporary Logic Design

Finite State Machine Design

Formal Reverse Engineering

Derive transition table from next state and output combinational functions presented to the flipflops!


$$Ja = X$$
 $Ka = X \cdot \overline{B}$ $Z = B$ $Jb = X$ $Kb = X \times \overline{A}$

FF excitation equations for J-K flipflop:

$$A+=Ja \cdot \overline{A} + \overline{Ka} \cdot A = X \cdot \overline{A} + (\overline{X} + B) \cdot A$$

 $B+=Jb \cdot B + Kb \cdot B = X \cdot B + (X \cdot A + X \cdot A) \cdot B$


Next State K-Maps:



Moore and Mealy Machines

Contemporary Logic Design Finite State Machine Design

Complete ASM Chart for the Mystery Moore Machine





Note: All Outputs Associated With State Boxes No Separate Output Boxes — Intrinsic in Moore Machines

© R.H. Katz Transparency No. 8-31

Moore and Mealy Machines


Reverse Engineering a Mealy Machine








Input X, Output Z, State A, B

State register consists of D FF and J-K FF









Contemporary Logic Design Finite State Machine Design

Mapping English Language Description to Formal Specifications

Four Case Studies:

- Finite String Pattern Recognizer
- Complex Counter with Decision Making
- Traffic Light Controller
- Digital Combination Lock

We will use state diagrams and ASM Charts

© R.H. Katz Transparency No. 8-37

Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design

Finite String Pattern Recognizer

A finite string recognizer has one input (X) and one output (Z). The output is asserted whenever the input sequence ...010... has been observed, as long as the sequence 100 has never been seen

Step 1. Understanding the problem statement

Sample input/output behavior:

X: 00101010010... Z: 00010101000...

X: 11011010010...

Z: 0000001000...


© R.H. Katz Transparency No. 8-38

Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design

Finite String Recognizer

Step 2. Draw State Diagrams/ASM Charts for the strings that must be recognized. I.e., 010 and 100.



© R.H. Katz Transparency No. 8-39

Finite State Machine Word Problems


Contemporary Logic Design Finite State Machine Design

Finite String Recognizer

Exit conditions from state S3: have recognized ...010

if next input is 0 then have ...0100!

if next input is 1 then have ...0101 = ...01 (state S2)




Contemporary Logic Design Finite State Machine Design

Finite String Recognizer

Exit conditions from S1: recognizes strings of form ...0 (no 1 seen) loop back to S1 if input is 0

Exit conditions from S4: recognizes strings of form ...1 (no 0 seen) loop back to S4 if input is 1



© R.H. Katz Transparency No. 8-41

© R.H. Katz Transparency No. 8-43

Contemporary Logic Design Finite State Machine Design


Finite String Recognizer

Finite State Machine Word Problems

S2, S5 with incomplete transitions

S2 = ...01; If next input is 1, then string could be prefix of (01)1(00)S4 handles just this case!

S5 = ...10; If next input is 1, then string could be prefix of (10)1(0) S2 handles just this case!



Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design Finite String Recognizer

```
module string
                                                  state_diagram SREG
title '010/100 string recognizer state machine state SO: if X then S4 else S1;
 Josephine Engineer, Itty Bity Machines, Inc.'state S1: if X then S2 else S1;
ul device 'p22v10';
                                                 state S2: if X then S4 else S3;
                                                 state S3: if X then S2 else S6;
"Input Pins
                                                 state S4: if X then S4 else S5;
 clk, X, RESET
                                                 state S5: if X then S2 else S6;
                  pin 1, 2, 3;
                                                 state S6: goto S6;
"Output Pins
 Q0, Q1, Q2, Z
                  pin 19, 20, 21, 22;
                                                  test_vectors ([clk, RESET, X] -> []
                                                   [0,1,.X.] \rightarrow [0];
 Q0, Q1, Q2, Z istype 'pos,reg';
                                                   [.C.,0,0] \rightarrow [0];
                                                   [.C.,0,0] \rightarrow [0];
                                                   [.C.,0,1] \rightarrow [0];
"State registers
                                                  [.C.,0,0] -> [1];
SREG = [Q0, Q1, Q2, Z];
                                                  [.C.,0,1] \rightarrow [0];
S0 = [0,0,0,0]; "Reset state
                                                  [.C.,0,0] -> [1];
S1 = [0,0,1,0]; " strings of the form ...0
                                                  [.C.,0,1] \rightarrow [0];
S2 = [0,1,0,0]; " strings of the form ...01
S3 = [0,1,1,1]; " strings of the form ...010
                                                  [.C.,0,0] -> [1];
                                                  [.C.,0,0] -> [0];
S4 = [1,0,0,0]; " strings of the form ...1
                                                  [.C.,0,1] \rightarrow [0];
S5 = [1,0,1,0]; " strings of the form ...10
                                                 [.C.,0,0] -> [0];
S6 = [1,1,0,0]; " strings of the form ...100
equations
 [Q0.ar, Q1.ar, Q2.ar, Z.ar] = RESET; "Reset to S0
```

ABEL Description

Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design

Finite String Recognizer **Review of Process:**

- Write down sample inputs and outputs to understand specification
- Write down sequences of states and transitions for the sequences to be recognized
- Add missing transitions; reuse states as much as possible
- Verify I/O behavior of your state diagram to insure it functions like the specification

Contemporary Logic Design Finite State Machine Design

Complex Counter

A sync. 3 bit counter has a mode control M. When M=0, the counter counts up in the binary sequence. When M=1, the counter advances through the Gray code sequence.

```
Binary: 000, 001, 010, 011, 100, 101, 110, 111
Gray: 000, 001, 011, 010, 110, 111, 101, 100
```

Valid I/O behavior:

Mode Input M	Current State	Next State (Z2 Z1 Z0)
0	000	001
0	001	010
1	010	110
1	110	111
1	111	101
0	101	110
0	110	111

© R.H. Katz Transparency No. 8-45

Contemporary Logic Design Finite State Machine Design

Finite State Machine Word Problems

```
Complex Counter
```

```
module counter
title 'combination binary/gray code upcounter
 Josephine Engineer, Itty Bity Machines, Inc.'
ul device 'p22v10';
                                        state_diagram SREG
"Input Pins
                                       state S0: goto S1;
                                       state S1: if M then S3 else S2:
clk, M, RESET
                  pin 1, 2, 3;
                                       state S2: if M then S6 else S3;
"Output Pins
                                       state S3: if M then S2 else S4;
                                       state S4: if M then S0 else S5:
Z0, Z1, Z2
               pin 19, 20, 21;
                                       state S5: if M then S4 else S6;
Z0, Z1, Z2 istype 'pos,reg';
                                        state S6: goto S7;
                                       state S7: if M then S5 else S0;
"State registers
                                        test_vectors ([clk, RESET, M] -> [Z0, Z1, Z2]
SREG = [Z0, Z1, Z2];
s0 = [0,0,0];
                                        [0,1,.X.] \rightarrow [0,0,0];
S1 = [0,0,1];
                                         [.C.,0,0] \rightarrow [0,0,1];
S2 = [0,1,0];
                                         [.C.,0,0] \rightarrow [0,1,0];
S3 = [0,1,1];
                                         [.C.,0,1] -> [1,1,0];
S4 = [1,0,0];
                                         [.C.,0,1] -> [1,1,1];
S5 = [1,0,1];
                                         [.C.,0,1] \rightarrow [1,0,1];
S6 = [1,1,0];
                                         [.C.,0,0] -> [1,1,0];
S7 = [1,1,1];
                                        [.C.,0,0] \rightarrow [1,1,1];
                                        end counter;
equations
[Z0.ar, Z1.ar, Z2.ar] = RESET; "Reset to state S0
```


ABEL Description


© R.H. Katz Transparency No. 8-47

Finite State Machine Word Problems

Complex Counter

One state for each output combination Add appropriate arcs for the mode control





© R.H. Katz Transparency No. 8-46

Contemporary Logic Design

Finite State Machine Design


Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design

Traffic Light Controller

A busy highway is intersected by a little used farmroad. Detectors C sense the presence of cars waiting on the farmroad. With no car on farmroad, light remain green in highway direction. If vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green. These stay green only as long as a farmroad car is detected but never longer than a set interval. When these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green. Even if farmroad vehicles are waiting, highway gets at least a set interval as green.

Assume you have an interval timer that generates a short time pulse (TS) and a long time pulse (TL) in response to a set (ST) signal. TS is to be used for timing yellow lights and TL for green lights.



Contemporary Logic Design Finite State Machine Design

Traffic Light Controller

• Tabulation of Inputs and Outputs:

Input Signal
reset
C
TS
TL
Description
place FSM in initial state
detect vehicle on farmroad
short time interval expired
long time interval expired

Output Signal Description

HG, HY, HR assert green/yellow/red highway lights FG, FY, FR assert green/yellow/red farmroad lights ST start timing a short or long interval

• Tabulation of Unique States: Some light configuration imply others

State
S0
Highway green (farmroad red)
S1
Highway yellow (farmroad red)
S2
Farmroad green (highway red)
S3
Farmroad yellow (highway red)

__ © R.H. Katz Transparency No. 8-50


Contemporary Logic Design

Finite State Machine Design

Finite State Machine Word Problems Traffic Light Controller

Refinement of ASM Chart:

Start with basic sequencing and outputs:



Contemporary Logic Design

Finite State Machine Design


© R.H. Katz Transparency No. 8-51

Finite State Machine Word Problems

Traffic Light Controller

Determine Exit Conditions for S0:

Car waiting and Long Time Interval Expired- C • TL




Equivalent ASM Chart Fragments



Traffic Light Controller

S1 to S2 Transition:
Set ST on exit from S0
Stay in S1 until TS asserted
Similar situation for S3 to S4 transition



© R.H. Katz Transparency No. 8-53

Contemporary Logic Design

Finite State Machine Design

Contemporary Logic Design


Finite State Machine Design

Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design

Traffic Light Controller

S2 Exit Condition: no car waiting OR long time interval expired



Complete ASM Chart for Traffic Light Controller


___ © R.H. Katz Transparency No. 8-54

© R.H. Katz Transparency No. 8-56

Finite State Machine Word Problems

Traffic Light Controller

Compare with state diagram:



Advantages of State Charts:

- . Concentrates on paths and conditions for exiting a state
- Exit conditions built up incrementally, later combined into single Boolean condition for exit
- · Easier to understand the design as an algorithm

© R.H. Katz Transparency No. 8-55

Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design

Traffic Light Controller

```
module traffic
                            HY = !Q0 & Q1;
                            HR = (Q0 \& !Q1) # (Q0 \& Q1);
title 'traffic light FSM'
ul device 'p22v10';
                           FG = Q0 & !Q1;
                           FY = Q0 & Q1;
"Input Pins
                            FR = (!Q0 \& !Q1) # (!Q0 \& Q1);
clk, C, RESET, TS, TL
pin 1, 2, 3, 4, 5; state_diagram SREG
                           state S0: if (TL & C) then S1 with ST = 1
"Output Pins
                             else S0 with ST = 0
Q0, Q1, HG, HY, HR,
                           state S1: if TS then S2 with ST = 1
FG, FY, FR, ST
                             else S1 with ST = 0
pin 14, 15, 16, 17, 18,
                           state S2: if (TL # !C) then S3 with ST = 1
   19, 20, 21, 22;
                              else S2 with ST = 0
                           state S3: if TS then S0 with ST = 1
Q0, Q1 istype 'pos,reg';
                             else S3 with ST = 0
ST, HG, HY, HR,
FG, FY, FR istype 'pos,com';test_vectors
                           ([clk,RESET, C, TS, TL]->[SREG,HG,HY,HR,FG,FY,FR,ST])
"State registers
                           [.X., 1,.X.,.X.,.X.]->[ SO, 1, 0, 0, 0, 0, 1, 0];
SREG = [Q0, Q1];
                            [.C., 0, 0, 0, 0]->[ S0, 1, 0, 0, 0, 0, 1, 0];
                            [.C., 0, 1, 0, 1]->[ S1, 0, 1, 0, 0, 0, 1, 0];
S0 = [0, 0];
S1 = [0, 1];
                            [.C., 0, 1, 0, 0]->[S1, 0, 1, 0, 0, 0, 1, 0];
S2 = [1, 0];
                            [.C., 0, 1, 1, 0]->[ S2, 0, 0, 1, 1, 0, 0, 0];
S3 = [1, 1];
                            [.C., 0, 1, 0, 0]->[ S2, 0, 0, 1, 1, 0, 0, 0];
                            [.C., 0, 1, 0, 1]->[ S3, 0, 0, 1, 0, 1, 0, 0];
                           [.C., 0, 1, 1, 0]->[s0, 1, 0, 0, 0, 0, 1, 0];
equations
[Q0.ar, Q1.ar] = RESET;
                           end traffic;
HG = !Q0 & !Q1;
                          ABEL Description
```

Contemporary Logic Design Finite State Machine Design

Digital Combination Lock

"3 bit serial lock controls entry to locked room. Inputs are RESET, ENTER, 2 position switch for bit of key data. Locks generates an UNLOCK signal when key matches internal combination. ERROR light illuminated if key does not match combination. Sequence is: (1) Press RESET, (2) enter key bit, (3) Press ENTER, (4) repeat (2) & (3) two more times."

Problem specification is incomplete:


- how do you set the internal combination?
- · exactly when is the ERROR light asserted?

Make reasonable assumptions:

- hardwired into next state logic vs. stored in internal register
- · assert as soon as error is detected vs. wait until full combination has been entered

Our design: registered combination plus error after full combination

© R.H. Katz Transparency No. 8-57





Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design

Digital Combination Lock Enumeration of states:

> what sequences lead to opening the door? error conditions on a second pass ...






Contemporary Logic Design Finite State Machine Design

Digital Combination Lock

Now consider error paths

Should follow a similar sequence as UNLOCK path, except asserting ERROR at the end:




COMP0 error exits to IDLE0'

COMP1 error exits to IDLE1'

COMP2 error exits to ERROR3

© R.H. Katz Transparency No. 8-61

© R.H. Katz Transparency No. 8-63



Finite State Machine Word Problems

Contemporary Logic Design Finite State Machine Design

Combination Lock

```
module lock
title 'comb. lock FSM'
                              equations
ul device 'p22v10';
                               [Q0.ar, Q1.ar, Q2.ar, Q3.ar] = RESET;
                               UNLOCK = !Q0 & Q1 & Q2 & !Q3; "asserted in DONE
"Input Pins
                               ERROR = Q0 & !Q1 & Q2 & Q3; "asserted in ERROR3
clk, RESET, ENTER, LO, L1, L2, KI
pin 1, 2, 3, 4, 5, 6, 7;
                              state_diagram SREG
                              state START: if (RESET # !ENTER)
"Output Pins
                                          then START else COMPO;
Q0, Q1, Q2, Q3, UNLOCK, ERROR state COMPO: if (KI == L0) then IDLEO else IDLEOp;
pin 16, 17, 18, 19, 14, 15;
                              state IDLEO: if (!ENTER) then IDLEO else COMP1;
                              state COMP1: if (KI == L1) then IDLE1 else IDLE1p;
Q0, Q1, Q2, Q3 istype 'pos,reg'; state IDLE1: if (!ENTER) then IDLE1 else COMP2;
UNLOCK, ERROR istype 'pos,com'; state COMP2: if (KI == L2) then DONE else ERROR3;
                              state DONE: if (!RESET) then DONE else START;
                              state IDLEOp:if (!ENTER) then IDLEOp else ERROR1;
"State registers
SREG = [Q0, Q1, Q2, Q3];
                              state ERROR1:goto IDLE1p;
       = [0, 0, 0, 0];
                              state IDLE1p:if (!ENTER) then IDLE1p else ERROR2;
COMP0
     = [ 0, 0, 0, 1];
                              state ERROR2:goto ERROR3;
IDLE0 = [0, 0, 1, 0];
                              state ERROR3:if (!RESET) then ERROR3 else START;
COMP1 = [0, 0, 1, 1];
IDLE1 = [0, 1, 0, 0];
                              test vectors
COMP2 = [0, 1, 0, 1];
DONE = [0, 1, 1, 0];
                              end lock;
IDLE0p = [0, 1, 1, 1];
ERROR1 = [1, 0, 0, 0];
IDLE1p = [ 1, 0, 0, 1];
ERROR2 = [1, 0, 1, 0];
ERROR3 = [1, 0, 1, 1];
```

Chapter Review

Contemporary Logic Design Finite State Machine Design

Basic Timing Behavior an FSM

- when are inputs sampled, next state/outputs transition and stabilize
- Moore and Mealy (Async and Sync) machine organizations outputs = F(state) vs. outputs = F(state, inputs)

First Two Steps of the Six Step Procedure for FSM Design

- understanding the problem
- abstract representation of the FSM

Abstract Representations of an FSM

ASM Charts, Hardware Description Languages

Word Problems

- understand I/O behavior; draw diagrams
- enumerate states for the "goal"; expand with error conditions
- reuse states whenever possible