Contemporary Logic Design Sequential Case Studies

Chapter #7: Sequential Logic Case Studies

Contemporary Logic Design

Randy H. Katz University of California, Berkeley

June 1993

© R.H. Katz Transparency No. 7-1

Motivation

Contemporary Logic Design Sequential Case Studies

- Flipflops: most primitive "packaged" sequential circuits
- More complex sequential building blocks:

Storage registers, Shift registers, Counters Available as components in the TTL Catalog

- · How to represent and design simple sequential circuits: counters
- · Problems and pitfalls when working with counters:

Start-up States
Asynchronous vs. Synchronous logic

© R.H. Katz Transparency No. 7-2

Chapter Overview

Contemporary Logic Design Sequential Case Studies

Examine Real Sequential Logic Circuits Available as Components

- · Registers for storage and shifting
- Random Access Memories
- Counters

Counter Design Procedure

- · Simple but useful finite state machine
- State Diagram, State Transition Table, Next State Functions
- Excitation Tables for implementation with alternative flipflop types

Synchronous vs. Asynchronous Counters


- Ripple vs. Synchronous Counters
- Asynchronous vs. Synchronous Clears and Loads

Kinds of Registers and Counters

Contemporary Logic Design Sequential Case Studies


Storage Register

Group of storage elements read/written as a unit





4-bit register constructed from 4 D FFs Shared clock and clear lines


Schematic Shape




TTL 74171 Quad D-type FF with Clear (Small numbers represent pin #s on package)









Shifters well suited for serial-to-parallel conversions,

such as terminal to computer communications

Multiplexing logic on input to each FF!

© R.H. Katz Transparency No. 7-8


Kinds of Registers and Counters

Shift Register I/O

© R.H. Katz Transparency No. 7-6

Contemporary Logic Design

Sequential Case Studies



Kinds of Registers and Counters

Contemporary Logic Design Sequential Case Studies

Counters

Proceed through a well-defined sequence of states in response to count signal


3 Bit Up-counter: 000, 001, 010, 011, 100, 101, 110, 111, 000, ...

3 Bit Down-counter: 111, 110, 101, 100, 011, 010, 001, 000, 111, ...

Binary vs. BCD vs. Gray Code Counters

A counter is a "degenerate" finite state machine/sequential circuit where the state is the only output


© R.H. Katz Transparency No. 7-10



Kinds of Registers and Counters

Contemporary Logic Design Sequential Case Studies

Catalog Counter



Synchronous Load and Clear Inputs


Positive Edge Triggered FFs


Parallel Load Data from D, C, B, A


P, T Enable Inputs: both must be asserted to enable counting


74163 Synchronous 4-Bit Upcounter RCO: asserted when counter enters its highest state 1111, used for cascading counters "Ripple Carry Output"


74161: similar in function, asynchronous load and reset





















Counter Design Procedure

Contemporary Logic Design Sequential Case Studies

More Complex Count Sequence

Step 3: K-Maps for Next State Functions




© R.H. Katz Transparency No. 7-22

Counter Design Procedure

Contemporary Logic Design Sequential Case Studies

More Complex Counter Sequencing

Step 4: Choose Flipflop Type for Implementation
Use Excitation Table to Remap Next State Functions



Remapped Next State Functions

© R.H. Katz Transparency No. 7-23

Counter Design Procedure

Contemporary Logic Design Sequential Case Studies

More Complex Counter Sequencing

Step 4: Choose Flipflop Type for Implementation
Use Excitation Table to Remap Next State Functions

Q	Q+	Т						
0	0	0						
0	1	1						
1	0	1						
1	1	0						
Toggle Excitation Table								

F	Prese Stat		To In					
С	В	Α	TC	ТВ	TA			
0	0	0	0	1	_0			
0	O	1	Х	Х	Х			
0	1	0	0	0	1			
0	1	1	1	1	0			
1	0	0	Х	Х	Х			
1	0	1	0	1	1			
1	1	0	1	1	0			
1	1	1	Х	Х	Х			
Pomanned Next State								


Remapped Next State Functions

Counter Design Procedure

Contemporary Logic Design Sequential Case Studies

More Complex CounterSequencing


Remapped K-Maps



$$TC = \overline{A} C + A \overline{C} = A xor C$$

$$TB = A + \overline{B} + C$$

$$TA = \overline{A} B \overline{C} + \overline{B} C$$



Self-Starting Counters

Contemporary Logic Design Sequential Case Studies

Start-Up States


At power-up, counter may be in possible state

Designer must guarantee that it (eventually) enters a valid state

Especially a problem for counters that validly use a subset of states

Self-Starting Solution:

Design counter so that even the invalid states eventually transition to valid state



Two Self-Starting State Transition Diagrams for the Example Counter


© R.H. Katz Transparency No. 7-28

Self-Starting Counters

Contemporary Logic Design Sequential Case Studies

© R.H. Katz Transparency No. 7-29

Deriving State Transition Table from Don't Care Assignment



Implementation with Different Kinds of FFs


Contemporary Logic Design Sequential Case Studies


R-S Flipflops


Continuing with the 000, 010, 011, 101, 110, 000, ... counter example


		Present State		Next State		Remapped Next State						
Q Q+ R S	С	В	Α	C+	B+	A+	RC	SC	RB	SB	R/	SA
0 0 X 0	0	0	0	0	1	0	Х	0	0	1	Х	0
0 1 0 1	0	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х
1 0 1 0	0	1	0	0	1	1	Х	0	0	Х	0	1
1 1 0 X	0	1	1	1	0	1	0	1	1	0	0	Х
Q+=S+RQ	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х
	1	0	1	1	1	0	0	Х	0	1	1	0
RS Exitation Table	1	1	0	0	0	0	1	0	1	0	Х	0
	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х


Remapped Next State Functions




















Implementation with Different FF Types


Contemporary Logic Design Sequential Case Studies


Comparison


- T FFs well suited for straightforward binary counters
 But yielded worst gate and literal count for this example!
- No reason to choose R-S over J-K FFs: it is a proper subset of J-K
 R-S FFs don't really exist anyway
 J-K FFs yielded lowest gate count
 Tend to yield best choice for packaged logic where gate count is key
- D FFs yield simplest design procedure
 Best literal count
 D storage devices very transistor efficient in VLSI
 Best choice where area/literal count is the key


© R.H. Katz Transparency No. 7-41


Contemporary Logic Design Asynchronous vs. Synchronous Counters Sequential Case Studies Ripple Counters Deceptively attractive alternative to synchronous design style Q CLKQ ~~ Count Count signal ripples from left to right Count Reset С В State transitions are not sharp! Can lead to "spiked outputs" from combinational logic decoding the counter's state © R.H. Katz Transparency No. 7-42


























Random Access Memory
Write Cycle Timing

Address
Row Address
Row Address
Read Row

(1) Latch Row Address
Read Row

Din

Valid

(3) CAS low: replace data bit

(4) RAS high: write back the modified row

(5) CAS high to complete the memory cycle

Random Access Memory

Contemporary Logic Design Sequential Case Studies

RAM Refresh

Refresh Frequency:

4096 word RAM -- refresh each word once every 4 ms

Assume 120ns memory access cycle

This is one refresh cycle every 976 ns (1 in 8 DRAM accesses)!

But RAM is really organized into 64 rows

This is one refresh cycle every 62.5 µs (1 in 500 DRAM accesses)

Large capacity DRAMs have 256 rows, refresh once every 16 μs

RAS-only Refresh (RAS cycling, no CAS cycling)

External controller remembers last refreshed row

Some memory chips maintain refresh row pointer

CAS before RAS refresh: if CAS goes low before RAS, then refresh

© R.H. Katz Transparency No. 7-54

Random Access Memory

Contemporary Logic Design Sequential Case Studies

© R.H. Katz Transparency No. 7-53

DRAM Variations

Page Mode DRAM:

read/write bit within last accessed row without RAS cycle

RAS, CAS, CAS, . . ., CAS, RAS, CAS, ...

New column address for each CAS cycle

Static Column DRAM:

like page mode, except address bit changes signal new cycles rather than CAS cycling

on writes, deselect chip or CAS while address lines are changing

Nibble Mode DRAM:

like page mode, except that CAS cycling implies next column address in sequence -- no need to specify column address after first CAS

 Chapter Summary

Contemporary Logic Design Sequential Case Studies

- The Variety of Sequential Circuit Packages Registers, Shifters, Counters, RAMs
- Counters as Simple Finite State Machines
- Counter Design Procedure
 - 1. Derive State Diagram
 - 2. Derive State Transition Table
 - 3. Determine Next State Functions
 - 4. Remap Next State Functions for Target FF Types Using Excitation Tables; Implement Logic
- Different FF Types in Counters
 J-K best for reducing gate count in packaged logic
 D is easiest design plus best for reducing wiring and area in VLSI
- Asynchronous vs. Synchronous Counters
 Avoid Ripple Counters! State transitions are not sharp
 Beware of potential problems when cascading synchronous counters

Offset counters: easy to design with synchronous load and clear Never use counters with asynchronous clear for this kind of application