Contemporary Logic Design Sequential Logic

Chapter #6: Sequential Logic Design

Contemporary Logic Design

Randy H. Katz University of California, Berkeley

June 1993

© R.H. Katz Transparency No. 6-1

Contemporary Logic Design

Chapter Overview

Contemporary Logic Design Sequential Logic

- Sequential Networks
 Simple Circuits with Feedback
 R-S Latch
 J-K Flipflop
 Edge-Triggered Flipflops
- Timing Methodologies
 Cascading Flipflops for Proper Operation
 Narrow Width Clocking vs. Multiphase Clocking
 Clock Skew
- Realizing Circuits with Flipflops Choosing a FF Type Characteristic Equations Conversion Among Types
- Metastability and Asynchronous Inputs
- Self-Timed Circuits

© R.H. Katz Transparency No. 6-2

Sequential Switching Networks Sequential Logic X1 **►**Z1 **≻**Z2 Switching Circuits with Feedback: Network Some outputs are also inputs -Xn ► -Zm timer alarms Combinational Logic Traffic Light Controller is a complex sequential logic network State Sequential logic forms basis for building

Combinational

Logic

timer control

"memory" into circuits

sequential circuits

These memory elements are primitive

© R.H. Katz Transparency No. 6-3

Sequential Switching Networks

Contemporary Logic Design Sequential Logic


Simple Circuits with Feedback

Primitive memory elements created from cascaded gates


Simplest gate component: inverter

Basis for commercial static RAM designs


Cross-coupled NOR gates and NAND gates also possible





Cascaded Inverters: Static Memory Cell





Selectively break feedback path to load new value into cell




















Sequential Switching Networks

Contemporary Logic Design Sequential Logic

Latches vs. Flipflops

Input/Output Behavior of Latches and Flipflops

<u>Type</u> <u>W</u> unclocked latch	/hen Inputs are Sampled always	When Outputs are Valid propagation delay from input change
level sensitive latch	clock high (Tsu, Th around falling clock edge)	propagation delay from input change
positive edge flipflop	clock lo-to-hi transition (Tsu, Th around rising clock edge)	propagation delay from rising edge of clock
negative edge flipflop	clock hi-to-lo transition (Tsu, Th around falling clock edge)	propagation delay from falling edge of clock
master/slave flipflop	clock hi-to-lo transition (Tsu, Th around falling clock edge)	propagation delay from falling edge of clock

© R.H. Katz Transparency No. 6-13

Contemporary Logic Design Sequential Switching Networks Sequential Logic 7474 Edge triggered device sample inputs on the event Transparent latches sample inputs as long as the Positive edge-triggered clock is asserted flip-flop **Timing Diagram:** 7476 D Clk Clk Level-sensitive latch Q₇₄₇₄ **Bubble here** for negative edge triggered device Behavior the same unless input changes while the clock is high ■ © R.H. Katz Transparency No. 6-14


Sequential Switching Elements

Contemporary Logic Design Sequential Logic

Typical Timing Specifications: Flipflops vs. Latches

74LS74 Positive Edge Triggered D Flipflop


- Setup time
- Hold time
- Minimum clock width
- Propagation delays (low to high, high to low, max and typical)





All measurements are made from the clocking event that is, the *rising edge* of the clock


Sequential Switching Networks Sequential Logic Typical Timing Specifications: Flipflops vs. Latches 74LS76 **Transparent** T_{su} 20 T_h Latch D ns ns Setup time Hold time 20 • Minimum Clock Width Clk ns Propagation Delays: T_{phl} C » Q high to low, low to high, C » Q maximum, typical 25 ns a 27 ns data to output 14 ns 15 ns clock to output T_{phl} D » Q T_{plh} D » Q 27 ns 16 ns 15 ns 7 ns Measurements from falling clock edge or rising or falling data edge © R.H. Katz Transparency No. 6-16

Contemporary Logic Design










Sequential Switching Networks Edge-Triggered Flipflops

Contemporary Logic Design Sequential Logic

1's Catching: a 0-1-0 glitch on the J or K inputs leads to a state change! forces designer to use hazard-free logic

Solution: edge-triggered logic



when clock is high

Negative Edge-Triggered D flipflop

4-5 gate delays

setup, hold times necessary to successfully latch the input

Characteristic Equation: Q+ = D

© R.H. Katz Transparency No. 6-21

Sequential Switching Network Edge-triggered Flipflops Step-by-step analysis Negative edge-triggered FF when clock goes high-to-low data is latched Negative edge-triggered FF when clock is low data is held

Contemporary Logic Design Sequential Switching Networks Sequential Logic Positive vs. Negative Edge Triggered Devices D Clk Qpos Positive edgetriggered FF \ Qpos Qneq Negative edgetriggered FF \ Qneq Negative Edge Triggered Positive Edge Triggered Inputs sampled on rising edge Inputs sampled on falling edge Outputs change after rising edge Outputs change after falling edge Toggle Flipflop Formed from J-K with both inputs wired together © R.H. Katz Transparency No. 6-23

Timing Methodology

Contemporary Logic Design Sequential Logic

© R.H. Katz Transparency No. 6-22

Contemporary Logic Design

Overview

- Set of rules for interconnecting components and clocks
- When followed, guarantee proper operation of system
- Approach depends on building blocks used for memory elements

For systems with latches:


Narrow Width Clocking

Multiphase Clocking (e.g., Two Phase Non-Overlapping)

For systems with edge-triggered flipflops:

Single Phase Clocking

- Correct Timing:
 - (1) correct inputs, with respect to time, are provided to the FFs
 - (2) no FF changes more than once per clocking event
 © R.H. Katz Transparency No. 6-24




Timing Methodologies

Contemporary Logic Design Sequential Logic

Cascaded Flipflops and Setup/Hold/Propagation Delays

Why this works:

- Propagation delays far exceed hold times;
 Clock width constraint exceeds setup time
- This guarantees following stage will latch current value before it is replaced by new value
- Assumes infinitely fast distribution of the clock



Timing constraints guarantee proper operation of cascaded components

■ © R.H. Katz Transparency No. 6-26


Timing Methodologies

Contemporary Logic Design Sequential Logic

Narrow Width Clocking versus Multiphase Clocking

Level Sensitive Latches vs. Edge Triggered Flipflops

- Latches use fewer gates to implement a memory function
- Less complex clocking with edge triggered devices



CMOS Dynamic Storage Element
Feedback path broken by two
phases of the clock
(just like master/slave idea!)

8 transistors to implement memory function

but requires two clock signals constrained to be non-overlapping

Edge-triggered D-FF: 6 gates (5 x 2-input, 1 x 3-input) = 26 transistors!


Timing Methodologies

Contemporary Logic Design Sequential Logic

Narrow Width Clocking for Systems with Latches for State

Generic Block Diagram for Clocked Sequential System

state implemented by latches or edge-triggered FFs




Two-sided Constraints:


must be careful of very fast signals as well as very slow signals!

Clock Width < fastest propagation through comb. logic plus latch prop delay

Clock Period > slowest propagation through comb. logic (rising edge to rising edge)

© R.H. Katz Transparency No. 6-27





Timing Methodologies

Contemporary Logic Design Sequential Logic

© R.H. Katz Transparency No. 6-31

The Problem of Clock Skew

Correct behavior assumes next state of all storage elements determined by all storage elements at the same time


Not possible in real systems!

not Q0 = 0. Q1 = 1

- logical clock driven from more than one physical circuit with timing behavior
- different wire delay to different points in the circuit

Because of skew, next state becomes: Q0 = 0, Q1 = 0.

Effect of Skew on Cascaded Flipflops:



Timing Methodologies

Contemporary Logic Design Sequential Logic

Design Strategies for Minimizing Clock Skew

Typical propagation delays for LS FFs: 13 ns

Need substantial clock delay (on the order of 13 ns) for skew to be a problem in this relatively slow technology

Nevertheless, the following are good design practices:

- distribute clock signals in general direction of data flows
- wire carrying the clock between two communicating components should be as short as possible
- for multiphase clocked systems, distribute all clocks in similar wire paths; this minimizes the possibility of overlap
- for the non-overlap clock generate, use the phase feedback signals from the furthest point in the circuit to which the clock is distributed; this guarantees that the phase is seen as low everywhere before it allows the next phase to go high

Realing Circuits with Different Kinds of FFs

Contemporary Logic Design Sequential Logic

Choosing a Flipflop

R-S Clocked Latch:

used as storage element in narrow width clocked systems its use is not recommended!

however, fundamental building block of other flipflop types

J-K Flipflop:

versatile building block can be used to implement D and T FFs usually requires least amount of logic to implement f(In,Q,Q+) but has two inputs with increased wiring complexity

because of 1's catching, never use master/slave J-K FFs edge-triggered varieties exist

D Flipflop:

minimizes wires, much preferred in VLSI technologies simplest design technique best choice for storage registers

T Flipflops:

don't really exist, constructed from J-K FFs usually best choice for implementing counters

Preset and Clear inputs highly desirable!!

© R.H. Katz Transparency No. 6-33

Realizing Circuits with Different Kinds of Flipflops

Contemporary Logic Design Sequential Logic

Characteristic Equations

R-S: $Q+=S+\overline{R}Q$

D: Q+ = D


J-K: $Q+=J\overline{Q}+\overline{K}Q$

T: $Q+=T\overline{Q}+\overline{T}Q$

Derived from the K-maps for Q+=f(Inputs, Q)

E.g., J=K=0, then Q+ = Q J=1, K=0, then Q+ = 1 J=0, K=1, then Q+ = 0 J=1, K=1, then Q+ = Q

Implementing One FF in Terms of Another



Realizing Circuits with Different Kinds of Flipflops Sequential Logic

Contemporary Logic Design Sequential Logic

Design Procedure

Excitation Tables: What are the necessary inputs to cause a particular kind of change in state?

Q	Q+	R	S	J	K	T	
0	0	X 0 1	0	0	Χ	0 1 1	0
0	1	0	1	1	Χ	1	1
1	0	1	0	Х	1	1	0
1	1	0	Χ	0 1 X X	0	0	1

Implementing D FF with a J-K FF:

- 1) Start with K-map of Q+=f(D, Q)
- 2) Create K-maps for J and K with same inputs (D, Q)
- 3) Fill in K-maps with appropriate values for J and K to cause the same state changes as in the original K-map





© R.H. Katz Transparency No. 6-35


Realizing Circuits with Different Kinds of Flipflops Sequential Logic

Contemporary Logic Design

Design Procedure (Continued)

Implementing J-K FF with a D FF:

- 1) K-Map of Q+ = F(J, K, Q)
- 2,3) Revised K-map using D's excitation table its the same! that is why design procedure with D FF is simple!



Resulting equation is the combinational logic input to D to cause same behavior as J-K FF. Of course it is identical to the characteristic equation for a J-K FF.

Metastability and Asynchronous Inputs

Contemporary Logic Design Sequential Logic

Terms and Definitions

Clocked synchronous circuits

- common reference signal called the clock
- state of the circuit changes in relation to this clock signal

Asynchronous circuits

- inputs, state, and outputs sampled or changed independent of a common reference signal
- R-S latch is asynchronous, J-K master/slave FF is synchronous

Synchronous inputs

active only when the clock edge or level is active

Asynchronous inputs

- take effect immediately, without consideration of the clock
- Compare R, S inputs of clocked transparent latch vs. plain latch

© R.H. Katz Transparency No. 6-37

Contemporary Logic Design

Sequential Logic

Metastability and Asynchronous Inputs

Contemporary Logic Design Sequential Logic

Asynchronous Inputs Are Dangerous!

Since they take effect immediately, glitches can be disastrous


Synchronous inputs are greatly preferred!


But sometimes, asynchronous inputs cannot be avoided e.g., reset signal, memory wait signal

© R.H. Katz Transparency No. 6-38

Metastability and Asynchronous Outputs

Handling Asynchronous Inputs






Never allow asynchronous inputs to be fanned out to more than one FF within the synchronous system


。© R.H. Katz Transparency No. 6-39 ₅

Metastability and Asynchronous Inputs What Can Go Wrong


Contemporary Logic Design Sequential Logic




Single FF that receives the asynchronous signal is a synchronizer



Contemporary Logic Design **Metastability and Asynchronous Inputs** Sequential Logic Solutions to Synchronizer Failure the probability of failure can never be reduced to 0, but it can be reduced slow down the system clock this gives the synchronizer more time to decay into a steady state synchronizer failure becomes a big problem for very high speed • use fastest possible logic in the synchronizer this makes for a very sharp "peak" upon which to balance S or AS TTL D-FFs are recommended cascade two synchronizers **Synchronized** Asvnchronous D Input Input Clk Synchronous System © R.H. Katz Transparency No. 6-42





Self-Timed and Speed Independent Circuits


 Contemporary Logic Design Seguential Logic

Asynchronous/Speed Independent Signaling

Communicate information by signal levels rather than edges!

No clock signal

4 Cycle Signaling/Return to Zero Signaling



- (1) master raises request slave performs request
- (2) slave "done" by raising acknowledge
- (3) master latches data acks by lowering request
- (4) slave resets self by lowing acknowledge signal


© R.H. Katz Transparency No. 6-45

Self-Timed and Speed Independent Circuits

Contemporary Logic Design Sequential Logic

Alternative: 2 cycle signaling

Non-Return-to-Zero



- (1) master raises request slave services request
- (2) slave indicates that it is done by raising acknowledge

Next request indicated by low level of request

Requires additional state in master and slave to remember previous setting or request/acknowledge

4 Cycle Signaling is more foolproof

© R.H. Katz Transparency No. 6-46

Self-Timed and Speed Independent Circuits


Contemporary Logic Design Sequential Logic

Self-Timed Circuits

Determine on their own when a given request has been serviced

No internal clocks

Usually accomplished by modeling worse case delay within self-timed component



Models worst case delay

e.g., if combinational logic is 5 gate levels deep, delay line between request in and ack out is also 5 levels deep

© R.H. Katz Transparency No. 6-47

Chapter Summary

Contemporary Logic Design Sequential Logic

- Fundamental Building Block of Circuits with State: latch and flipflop
- R-S Latch, J-K master/slave Flipflop, Edge-triggered D Flipflop
- Clocking Methodologies:

For latches: Narrow width clocking vs. Multiphase Non-overlapped Narrow width clocking and two sided timing constraints
Two phase clocking and single sided timing constraints

For FFs: Single phase clocking with edge triggered flipflops

Cascaded FFs work because propagation delays exceed hold times

Beware of Clock Skew

Asynchronous Inputs and Their Dangers

Synchronizer Failure: What it is and how to minimize its impact

Speed Independent Circuits

Asynchronous Signaling Conventions: 4 and 2 Cycle Handshakes

Self-Timed Circuits