

# **Chapter # 5: Arithmetic Circuits**

*Contemporary Logic Design*

Randy H. Katz  
University of California, Berkeley

June 1993

## **Motivation**

*Arithmetic circuits are excellent examples of comb. logic design*

- *Time vs. Space Trade-offs*

Doing things fast requires more logic and thus more space

Example: carry lookahead logic

- *Arithmetic Logic Units*

Critical component of processor datapath

Inner-most "loop" of most computer instructions

## **Chapter Overview**

- *Binary Number Representation*

Sign & Magnitude, Ones Complement, Twos Complement

- *Binary Addition*

Full Adder Revisted

- *ALU Design*

- *BCD Circuits*

- *Combinational Multiplier Circuit*

- *Design Case Study: 8 Bit Multiplier*

## **Number Systems**

### *Representation of Negative Numbers*

Representation of positive numbers same in most systems

Major differences are in how negative numbers are represented

Three major schemes:

sign and magnitude

ones complement

twos complement

Assumptions:


we'll assume a 4 bit machine word

16 different values can be represented

roughly half are positive, half are negative

## Number Systems

### Sign and Magnitude Representation



High order bit is sign: 0 = positive (or zero), 1 = negative  
 Three low order bits is the magnitude: 0 (000) thru 7 (111)  
 Number range for n bits =  $\pm 2^{n-1} - 1$   
 Representations for 0

## Number Systems

### Sign and Magnitude

Cumbersome addition/subtraction

Must compare magnitudes to determine sign of result

### Ones Complement

N is positive number, then  $\bar{N}$  is its negative 1's complement

$$\bar{N} = (2^n - 1) - N$$

$$2^4 = 10000$$

$$-1 = \underline{00001}$$

$$1111$$

$$-7 = \underline{0111}$$

Example: 1's complement of 7

Shortcut method:


simply compute bit wise complement

0111  $\rightarrow$  1000

$$1000 = -7 \text{ in 1's comp.}$$

## Number Systems

### Ones Complement




Subtraction implemented by addition & 1's complement  
 Still two representations of 0! This causes some problems  
 Some complexities in addition

## Number Representations

### Twos Complement

like 1's comp  
except shifted  
one position  
clockwise



Only one representation for 0

One more negative number than positive number

**Number Systems**

**Twos Complement Numbers**

$$N^* = 2^n - N$$

$$2^4 = 10000$$

Example: Twos complement of 7

$$\text{sub } 7 = \underline{0111}$$

1001 = repr. of -7

Example: Twos complement of -7

$$2^4 = 10000$$

$$\text{sub } -7 = \underline{1001}$$

0111 = repr. of 7

Shortcut method:

Twos complement = bitwise complement + 1

0111 -> 1000 + 1 -> 1001 (representation of -7)

1001 -> 0110 + 1 -> 0111 (representation of 7)

**Number Representations**

**Addition and Subtraction of Numbers**

**Sign and Magnitude**

result sign bit is the same as the operands' sign	$\begin{array}{r} 4 \quad 0100 \\ +3 \quad 0011 \\ \hline 7 \quad 0111 \end{array}$	$\begin{array}{r} -4 \quad 1100 \\ + (-3) \quad 1011 \\ \hline -7 \quad 1111 \end{array}$
---	---	---

when signs differ, operation is subtract, sign of result depends on sign of number with the larger magnitude

$\begin{array}{r} 4 \quad 0100 \\ -3 \quad 1011 \\ \hline 1 \quad 0001 \end{array}$	$\begin{array}{r} -4 \quad 1100 \\ +3 \quad 0011 \\ \hline -1 \quad 1001 \end{array}$
---	---

**Number Systems**

**Addition and Subtraction of Numbers**

**Ones Complement Calculations**

$\begin{array}{r} 4 \quad 0100 \\ +3 \quad 0011 \\ \hline 7 \quad 0111 \end{array}$	$\begin{array}{r} -4 \quad 1011 \\ + (-3) \quad 1100 \\ \hline -7 \quad 1011 \end{array}$
End around carry $\xrightarrow{1}$	
1000	

$\begin{array}{r} 4 \quad 0100 \\ -3 \quad 1100 \\ \hline 1 \quad 10000 \end{array}$	$\begin{array}{r} -4 \quad 1011 \\ +3 \quad 0011 \\ \hline -1 \quad 1110 \end{array}$
End around carry $\xrightarrow{1}$	
0001	

**Number Systems**

**Addition and Subtraction of Binary Numbers**

**Ones Complement Calculations**

Why does end-around carry work?

Its equivalent to subtracting  $2^n$  and adding 1

$$M - N = M + \overline{N} = M + (2^n - 1 - N) = (M - N) + 2^n - 1 \quad (M > N)$$

$$\begin{aligned} -M + (-N) &= M + N = (2^n - M - 1) + (2^n - N - 1) && M + N < 2^{n-1} \\ &= 2^n + [2^n - 1 - (M + N)] - 1 \end{aligned}$$

after end around carry:

$$= 2^n - 1 - (M + N)$$

this is the correct form for representing  $-(M + N)$  in 1's comp!

## Number Systems

### Addition and Subtraction of Binary Numbers

#### Twos Complement Calculations

4	0100	-4	1100
<u>+3</u>	<u>0011</u>	<u>+(-3)</u>	<u>1101</u>
7	0111	-7	11001

If carry-in to sign =  
carry-out then ignore  
carry

if carry-in differs from  
carry-out then overflow

4	0100	-4	1100
<u>-3</u>	<u>1101</u>	<u>+3</u>	<u>0011</u>
1	10001	-1	1111

Simpler addition scheme makes twos complement the most common  
choice for integer number systems within digital systems

## Number Systems

### Addition and Subtraction of Binary Numbers

#### Twos Complement Calculations

Why can the carry-out be ignored?

-M + N when N > M:

$$M^* + N = (2^n - M) + N = 2^n + (N - M)$$

Ignoring carry-out is just like subtracting  $2^n$

-M + -N where N + M < or =  $2^{n-1}$


$$\begin{aligned} -M + (-N) &= M^* + N^* = (2^n - M) + (2^n - N) \\ &= 2^n - (M + N) + 2^n \end{aligned}$$

After ignoring the carry, this is just the right twos compl.  
representation for -(M + N)!

## Number Systems

### Overflow Conditions

Add two positive numbers to get a negative number  
or two negative numbers to get a positive number



## Number Systems

### Overflow Conditions

5	0111	-7	1000
<u>3</u>	<u>0101</u>	<u>-2</u>	<u>1100</u>
-8	1000	7	10111
Overflow		Overflow	
5	0000	-3	1111
<u>2</u>	<u>0101</u>	<u>-5</u>	<u>1101</u>
7	0111	-8	11000
No overflow		No overflow	

Overflow when carry in to sign does not equal carry out

**Networks for Binary Addition**

**Half Adder**

With twos complement numbers, addition is sufficient

A <sub>i</sub>	B <sub>i</sub>	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


A <sub>i</sub>	B <sub>i</sub>	Sum
0	0	0
0	1	1
1	0	1
1	1	0

A <sub>i</sub>	B <sub>i</sub>	Carry
0	0	0
0	1	0
1	0	0
1	1	1

$$\text{Sum} = \bar{A}_i B_i + A_i \bar{B}_i = A_i \oplus B_i$$


$$\text{Carry} = A_i B_i$$


Half-adder Schematic

**Networks for Binary Addition**

**Full Adder**

Cascaded Multi-bit Adder



usually interested in adding more than two bits  
this motivates the need for the full adder

**Networks for Binary Addition**

**Full Adder**

A	B	CI	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

A B	CI	S
00	0	0
01	0	1
11	0	0
10	0	1
00	1	1
01	1	0
11	1	1
10	1	0

A B	CI	CO
00	0	0
01	0	0
11	0	1
10	0	0
00	1	0
01	1	1
11	1	1
10	1	1


$$S = CI \text{ xor } A \text{ xor } B$$

$$CO = B CI + A CI + A B = CI (A + B) + A B$$


**Networks for Binary Addition**

**Full Adder/Half Adder**

Standard Approach: 6 Gates




Alternative Implementation: 5 Gates



$$A B + CI (A \text{ xor } B) = A B + B CI + A CI$$

**Networks for Binary Addition**

**Adder/Subtractor**




$A - B = A + (-B) = A + \overline{B} + 1$


**Networks for Binary Addition**

**Carry Lookahead Circuits**

Critical delay: the propagation of carry from low to high order stages



4 stage adder




final sum and carry

**Networks for Binary Addition**

**Carry Lookahead Circuits**

Critical delay: the propagation of carry from low to high order stages

1111 + 0001  
worst case  
addition



T0: Inputs to the adder are valid

T2: Stage 0 carry out (C1)

T4: Stage 1 carry out (C2)

T6: Stage 2 carry out (C3)

T8: Stage 3 carry out (C4)

2 delays to compute sum

but last carry not ready  
until 6 delays later

**Networks for Binary Addition**

**Carry Lookahead Logic**

Carry Generate  $G_i = A_i B_i$       *must generate carry when A = B = 1*

Carry Propagate  $P_i = A_i \text{ xor } B_i$       *carry in will equal carry out here*

Sum and Carry can be reexpressed in terms of generate/propagate:

$S_i = A_i \text{ xor } B_i \text{ xor } C_i = P_i \text{ xor } C_i$

$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$   
 $= A_i B_i + C_i (A_i + B_i)$   
 $= A_i B_i + C_i (A_i \text{ xor } B_i)$   
 $= G_i + C_i P_i$

**Networks for Binary Addition**

**Carry Lookahead Logic**

Reexpress the carry logic as follows:

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

Each of the carry equations can be implemented in a two-level logic network


Variables are the adder inputs and carry in to stage 0!

**Networks for Binary Addition**

**Carry Lookahead Implementation**



**Adder with Propagate and Generate Outputs**



Increasingly complex logic


**Networks for Binary Addition**

**Carry Lookahead Logic**

**Cascaded Carry Lookahead**

Carry lookahead logic generates individual carries


sums computed much faster



**Networks for Binary Addition**

**Carry Lookahead Logic**

**Cascaded Carry Lookahead**



4 bit adders with internal carry lookahead


second level carry lookahead unit, extends lookahead to 16 bits



### Arithmetic Logic Unit Design

#### Sample ALU

#### Clever Multi-level Logic Implementation



**S1 = 0 blocks Bi**  
Happens when operations involve Ai only

Same is true for Ci when M = 0

Addition happens when M = 1

Bi, Ci to XOR gates X2, X3

S0 = 0, X1 passes A

S0 = 1, X1 passes A

Arithmetic Mode:

Or gate inputs are Ai Ci and Bi (Ai xor Ci)

Logic Mode:

Cascaded XORs form output from Ai and Bi

8 Gates (but 3 are XOR)

### Arithmetic Logic Unit Design


#### 74181 TTL ALU

Selection				M = 1 Logic Function	M = 0, Arithmetic Functions	
S3	S2	S1	S0		Cn = 0	Cn = 1
0	0	0	0	F = not A	F = A minus 1	F = A
0	0	0	1	F = A nand B	F = A B minus 1	F = A B
0	0	1	0	F = (not A) + B	F = A (not B) minus 1	F = A (not B)
0	0	1	1	F = 1	F = minus 1	F = zero
0	1	0	0	F = A nor B	F = A plus (A + not B)	F = A plus (A + not B) plus 1
0	1	0	1	F = not B	F = A B plus (A + not B)	F = A B plus (A + not B) plus 1
0	1	1	0	F = A xnor B	F = A minus B minus 1	F = (A + not B) plus 1
0	1	1	1	F = A + not B	F = A + not B	F = A minus B
1	0	0	0	F = (not A) B	F = A plus (A + B)	F = (A + not B) plus 1
1	0	0	1	F = A xor B	F = A plus B	F = A plus (A + B) plus 1
1	0	1	0	F = B	F = A (not B) plus (A + B)	F = A (not B) plus (A + B) plus 1
1	0	1	1	F = A + B	F = (A + B)	F = (A + B) plus 1
1	1	0	0	F = 0	F = A	F = A plus A plus 1
1	1	0	1	F = A (not B)	F = A B plus A	F = AB plus A plus 1
1	1	1	0	F = A B	F = A (not B) plus A	F = A (not B) plus A plus 1
1	1	1	1	F = A	F = A	F = A plus 1

### Arithmetic Logic Unit Design

#### 74181 TTL ALU


Note that the sense of the carry in and out are **OPPOSITE** from the input bits



Fortunately, carry lookahead generator maintains the correct sense of the signals

### Arithmetic Logic Unit Design

#### 16-bit ALU with Carry Lookahead



**BCD Addition**

**BCD Number Representation**

Decimal digits 0 thru 9 represented as 0000 thru 1001 in binary

Addition:

5 = 0101	5 = 0101
3 = <u>0011</u>	8 = <u>1000</u>
1000 = 8	1101 = 13!


Problem when digit sum exceeds 9

Solution: add 6 (0110) if sum exceeds 9!

5 = 0101	9 = 1001
8 = <u>1000</u>	7 = <u>0111</u>
1101	1 0000 = 16 in binary
6 = <u>0110</u>	6 = <u>0110</u>
1 0011 = 13 in BCD	1 0110 = 16 in BCD

**BCD Addition**

**Adder Design**



Add 0110 to sum whenever it exceeds 1001 (11XX or 1X1X)

**Combinational Multiplier**

**Basic Concept**

multiplicand	1101 (13)
multiplier	* 1011 (11)

product of 2 4-bit numbers is an 8-bit number

Partial products

1101	
1101	
0000	
1101	
<hr/>	
10001111	(143)


**Combinational Multiplier**

**Partial Product Accumulation**

	A3	A2	A1	A0			
	B3	B2	B1	B0			
	A2 B0	A2 B0	A1 B0	A0 B0			
	A3 B1	A2 B1	A1 B1	A0 B1			
	A3 B2	A2 B2	A1 B2	A0 B2			
	A3 B3	A2 B3	A1 B3	A0 B3			
S7	S6	S5	S4	S3	S2	S1	S0

### Combinational Multiplier

#### Partial Product Accumulation



Note use of parallel carry-outs to form higher order sums


12 Adders, if full adders, this is 6 gates each = 72 gates

16 gates form the partial products


total = 88 gates!

### Combinational Multiplier

#### Another Representation of the Circuit




Building block: full adder + and



4 x 4 array of building blocks

### Case Study: 8 x 8 Multiplier

#### TTL Multipliers



Two chip implementation of 4 x 4 multiplier

### Case Study: 8 x 8 Multiplier

#### Problem Decomposition

How to implement 8 x 8 multiply in terms of 4 x 4 multiplies?


$$\begin{array}{r}
 A7-4 \quad A3-0 \\
 * \quad B7-4 \quad B3-0 \\
 \hline
 \end{array}$$

8 bit products

$$\begin{array}{r}
 A3-0 * B3-0 = PP0 \\
 A7-4 * B3-0 = PP1 \\
 A3-0 * B7-4 = PP2 \\
 A7-4 * B7-4 = PP3 \\
 \hline
 P15-12 \quad P11-8 \quad P7-4 \quad P3-0 \\
 P3-0 = PP0_{3-0} \\
 P7-4 = PP0_{3-0} + PP1_{3-0} + PP2_{3-0} + \text{Carry-in} \\
 P11-8 = PP1_{7-4} + PP2_{7-4} + PP3_{3-0} + \text{Carry-in} \\
 P15-12 = PP3_{7-4} + \text{Carry-in}
 \end{array}$$

**Case Study: 8 x 8 Multiplier**

**Calculation of Partial Products**




Use 4 74284/285 pairs to create the 4 partial products

**Case Study: 8 x 8 Multiplier**

**Three-At-A-Time Adder**

Clever use of the Carry Inputs

Sum A[3-0], B[3-0], C[3-0]:




Two Level Full Adder Circuit

Note: Carry lookahead schemes also possible!

**Case Study: 8 x 8 Multiplier**

**Three-At-A-Time Adder with TTL Components**




Full Adders  
(2 per package)

Standard ALU configured as 4-bit  
cascaded adder  
(with internal carry lookahead)

Note the off-set in the outputs

**Case Study: 8 x 8 Multiplier**


**Accumulation of Partial Products**



Just a case of cascaded three-at-a-time adders!

## Case Study: 8 x 8 Multiplier

### The Complete System



## Case Study: 8 x 8 Multiplier

### Package Count and Performance

4 74284/74285 pairs = 8 packages  
4 74183, 3 74181, 1 74182 = 8 packages  
16 packages total

Partial product calculation (74284/285) = 40 ns typ, 60 ns max

Intermediate sums (74183) = 9 ns/20ns = 15 ns average, 33 ns max

Second stage sums w/carry lookahead

74LS181: carry G and P = 20 ns typ, 30 ns max

74182: second level carries = 13 ns typ, 22 ns max

74LS181: formations of sums = 15 ns typ, 26 ns max

103 ns typ, 171 ns max

## Chapter Review

We have covered:

- **Binary Number Representation**  
positive numbers the same  
difference is in how negative numbers are represented  
twos complement easiest to handle:  
one representation for zero, slightly  
complicated complementation, simple addition
- **Binary Networks for Additions**  
basic HA, FA  
carry lookahead logic
- **ALU Design**  
specification and implementation
- **BCD Adders**  
Simple extension of binary adders
- **Multipliers**  
4 x 4 multiplier: partial product accumulation  
extension to 8 x 8 case