

Chapter # 5: Arithmetic Circuits

Contemporary Logic Design

Randy H. Katz
University of California, Berkeley

June 1993

Motivation

Arithmetic circuits are excellent examples of comb. logic design

- *Time vs. Space Trade-offs*

Doing things fast requires more logic and thus more space

Example: carry lookahead logic

- *Arithmetic Logic Units*

Critical component of processor datapath

Inner-most "loop" of most computer instructions

Chapter Overview

- *Binary Number Representation*

Sign & Magnitude, Ones Complement, Twos Complement

- *Binary Addition*

Full Adder Revisted

- *ALU Design*

- *BCD Circuits*

- *Combinational Multiplier Circuit*

- *Design Case Study: 8 Bit Multiplier*

Number Systems

Representation of Negative Numbers

Representation of positive numbers same in most systems

Major differences are in how negative numbers are represented

Three major schemes:

sign and magnitude

ones complement

twos complement

Assumptions:

we'll assume a 4 bit machine word


16 different values can be represented

roughly half are positive, half are negative

Number Systems

Contemporary Logic Design
Arithmetic Circuits

Sign and Magnitude Representation



High order bit is sign: 0 = positive (or zero), 1 = negative
Three low order bits is the magnitude: 0 (000) thru 7 (111)
Number range for n bits = $\pm 2^{n-1} - 1$
Representations for 0

© R.H. Katz Transparency No. 5-5

Number Systems

Contemporary Logic Design
Arithmetic Circuits

Sign and Magnitude

Cumbersome addition/subtraction

Must compare magnitudes to determine sign of result

Ones Complement

N is positive number, then $\bar{N}$ is its negative 1's complement

$$\bar{N} = (2^n - 1) - N$$

$$2^4 = 10000$$

$$-1 = \underline{00001}$$

$$1111$$

$$-7 = \underline{0111}$$

Example: 1's complement of 7

Shortcut method:

simply compute bit wise complement

0111 $\rightarrow$ 1000


$$1000 = -7 \text{ in 1's comp.}$$

© R.H. Katz Transparency No. 5-6

Number Systems

Contemporary Logic Design
Arithmetic Circuits

Ones Complement



Subtraction implemented by addition & 1's complement
Still two representations of 0! This causes some problems
Some complexities in addition


© R.H. Katz Transparency No. 5-7

Number Representations

Contemporary Logic Design
Arithmetic Circuits

Twos Complement

like 1's comp
except shifted
one position
clockwise



Only one representation for 0

One more negative number than positive number

© R.H. Katz Transparency No. 5-8

Number Systems

Contemporary Logic Design
Arithmetic Circuits

Twos Complement Numbers

$$N^* = 2^n - N$$

$$2^4 = 10000$$

Example: Twos complement of 7

$$\text{sub } 7 = \underline{0111}$$

$$1001 = \text{repr. of } -7$$

Example: Twos complement of -7

$$2^4 = 10000$$

$$\text{sub } -7 = \underline{1001}$$

$$0111 = \text{repr. of } 7$$

Shortcut method:

Twos complement = bitwise complement + 1

0111 -> 1000 + 1 -> 1001 (representation of -7)

1001 -> 0110 + 1 -> 0111 (representation of 7)

© R.H. Katz Transparency No. 5-9

Number Representations

Contemporary Logic Design
Arithmetic Circuits

Addition and Subtraction of Numbers

Sign and Magnitude

	4	0100	-4	1100
result sign bit is the same as the operands' sign	+ 3	<u>0011</u>	+ (-3)	<u>1011</u>
	7	0111	-7	1111

when signs differ, operation is subtract, sign of result depends on sign of number with the larger magnitude

	4	0100	-4	1100
	- 3	<u>1011</u>	+ 3	<u>0011</u>
	1	0001	-1	1001

© R.H. Katz Transparency No. 5-10

Number Systems

Contemporary Logic Design
Arithmetic Circuits

Addition and Subtraction of Numbers

Ones Complement Calculations

4	0100	-4	1011
+ 3	<u>0011</u>	+ (-3)	<u>1100</u>
7	0111	-7	10111
			└─┐ End around carry 1
			1000

4	0100	-4	1011
- 3	<u>1100</u>	+ 3	<u>0011</u>
1	10000	-1	1110
	└─┐ End around carry 1		
			0001

© R.H. Katz Transparency No. 5-11

Number Systems

Contemporary Logic Design
Arithmetic Circuits

Addition and Subtraction of Binary Numbers

Ones Complement Calculations

Why does end-around carry work?

Its equivalent to subtracting 2^n and adding 1

$$M - N = M + \overline{N} = M + (2^n - 1 - N) = (M - N) + 2^n - 1 \quad (M > N)$$

$$\begin{aligned} -M + (-N) &= M + N = (2^n - M - 1) + (2^n - N - 1) \\ &= 2^n + [2^n - 1 - (M + N)] - 1 \end{aligned} \quad M + N < 2^{n-1}$$

after end around carry:

$$= 2^n - 1 - (M + N)$$

this is the correct form for representing $-(M + N)$ in 1's comp!

© R.H. Katz Transparency No. 5-12

Number Systems

Contemporary Logic Design
Arithmetic Circuits

Addition and Subtraction of Binary Numbers

Twos Complement Calculations

$$\begin{array}{r} 4 \quad 0100 \\ + 3 \quad 0011 \\ \hline 7 \quad 0111 \end{array} \quad \begin{array}{r} -4 \quad 1100 \\ + (-3) \quad 1101 \\ \hline -7 \quad 11001 \end{array}$$

If carry-in to sign =
carry-out then ignore
carry

if carry-in differs from
carry-out then overflow

$$\begin{array}{r} 4 \quad 0100 \\ - 3 \quad 1101 \\ \hline 1 \quad 10001 \end{array} \quad \begin{array}{r} -4 \quad 1100 \\ + 3 \quad 0011 \\ \hline -1 \quad 1111 \end{array}$$

Simpler addition scheme makes twos complement the most common
choice for integer number systems within digital systems

© R.H. Katz Transparency No. 5-13

Number Systems

Contemporary Logic Design
Arithmetic Circuits

Addition and Subtraction of Binary Numbers

Twos Complement Calculations

Why can the carry-out be ignored?

-M + N when N > M:

$$M^* + N = (2^n - M) + N = 2^n + (N - M)$$

Ignoring carry-out is just like subtracting 2^n

-M + -N where N + M < or = 2^{n-1}

$$\begin{aligned} -M + (-N) &= M^* + N^* = (2^n - M) + (2^n - N) \\ &= 2^n - (M + N) + 2^n \end{aligned}$$

After ignoring the carry, this is just the right twos compl.
representation for -(M + N)!

© R.H. Katz Transparency No. 5-14



Number Systems

Contemporary Logic Design
Arithmetic Circuits

Overflow Conditions

Add two positive numbers to get a negative number

or two negative numbers to get a positive number



© R.H. Katz Transparency No. 5-15


Number Systems

Contemporary Logic Design
Arithmetic Circuits

Overflow Conditions

Add two positive numbers to get a negative number

or two negative numbers to get a positive number



Overflow when carry in to sign does not equal carry out

© R.H. Katz Transparency No. 5-16

Networks for Binary Addition

Contemporary Logic Design
Arithmetic Circuits

Half Adder


With twos complement numbers, addition is sufficient

A _i	B _i	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

A _i	B _i	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

A _i	B _i	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \bar{A}_i B_i + A_i \bar{B}_i = A_i \oplus B_i$$

$$\text{Carry} = A_i B_i$$


Half-adder Schematic


© R.H. Katz Transparency No. 5-17

Networks for Binary Addition

Contemporary Logic Design
Arithmetic Circuits

Full Adder

Cascaded Multi-bit
Adder



usually interested in adding more than two bits

this motivates the need for the full adder

© R.H. Katz Transparency No. 5-18

Networks for Binary Addition

Contemporary Logic Design
Arithmetic Circuits

Full Adder

A	B	CI	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

A B	CI	S	CO
00	0	0	0
01	0	1	0
11	0	0	1
10	0	1	0
00	1	1	0
01	1	0	1
11	1	1	1
10	1	0	1

$$S = CI \text{ xor } A \text{ xor } B$$

$$CO = B CI + A CI + A B = CI (A + B) + A B$$


© R.H. Katz Transparency No. 5-19

Networks for Binary Addition


Contemporary Logic Design
Arithmetic Circuits

Full Adder/Half Adder

Standard Approach: 6 Gates



Alternative Implementation: 5 Gates



$$A B + CI (A \text{ xor } B) = A B + B CI + A CI$$

© R.H. Katz Transparency No. 5-20

© R.H. Katz Transparency No. 5-21

© R.H. Katz Transparency No. 5-22

© R.H. Katz Transparency No. 5-23

© R.H. Katz Transparency No. 5-24

Networks for Binary Addition

Contemporary Logic Design
Arithmetic Circuits

Carry Lookahead Logic

Reexpress the carry logic as follows:

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

Each of the carry equations can be implemented in a two-level logic network


Variables are the adder inputs and carry in to stage 0!

© R.H. Katz Transparency No. 5-25

Networks for Binary Addition


Contemporary Logic Design
Arithmetic Circuits

Carry Lookahead Implementation



Adder with Propagate and Generate Outputs

Increasingly complex logic



© R.H. Katz Transparency No. 5-26

Networks for Binary Addition


Contemporary Logic Design
Arithmetic Circuits

Carry Lookahead Logic

Cascaded Carry Lookahead

Carry lookahead logic generates individual carries

sums computed much faster




© R.H. Katz Transparency No. 5-27

Networks for Binary Addition

Contemporary Logic Design
Arithmetic Circuits

Carry Lookahead Logic

Cascaded Carry Lookahead




4 bit adders with internal carry lookahead

second level carry lookahead unit, extends lookahead to 16 bits

© R.H. Katz Transparency No. 5-28

Redundant hardware to make carry calculation go faster



the other assumes carry in = 1

M = 0, Logical Bitwise Operations

S1	S0	Function	Comment
0	0	$F_i = A_i$	Input A_i transferred to output
0	1	$F_i = \text{not } A_i$	Complement of A_i transferred to output
1	0	$F_i = A_i \text{ xor } B_i$	Compute XOR of A_i, B_i
1	1	$F_i = A_i \text{ xnor } B_i$	Compute XNOR of A_i, B_i

0	0	$F = A$	Input A passed to output
0	1	$F = \text{not } A$	Complement of A passed to output
1	0	$F = A \text{ plus } B$	Sum of A and B
1	1	$F = (\text{not } A) \text{ plus } B$	Sum of B and complement of A

0	0	F = A plus 1	Increment A
0	1	F = (not A) plus 1	Twos complement of A
1	0	F = A plus B plus 1	Increment sum of A and B
1	1	F = (not A) plus B plus 1	B minus A

Not all operations appear useful, but "fall out" of internal logic

Truth Table & Espresso

Equivalent to
25 gates

```


.i i 6
.o 2
.ilb m s1 s0 ci ai bi
.ob fi co
.p 23
111101 10
110111 10
1-0100 10
1-1110 10
10010- 10
10111- 10
-10001 10
010-01 10
-11011 10
011-11 10
--1000 10
0-1-00 10
--0010 10
0-0-10 10
-0100- 10
001-0- 10
-0001- 10
000-1- 10
-1-1-1 01
--1-01 01
--0-11 01
--110- 01
--011- 01
.e

```

M	S1	S0	Ci	Ai	Bi	Fi	Ci+1
0	0	0	X	0	X	0	X
			X	0	X	1	X
	0	1	X	0	X	1	X
			X	1	X	0	X
	1	0	X	0	0	0	X
			X	0	1	1	X
			X	1	0	1	X
			X	1	1	0	X
	1	1	X	0	0	1	X
			X	0	1	0	X
			X	1	0	0	X
			X	1	1	1	X
1	0	0	0	0	X	0	X
			0	1	X	1	X
	0	1	0	0	X	1	X
			0	1	X	0	X
	1	0	0	0	0	0	0
			0	0	1	1	0
			0	1	0	1	0
			0	1	1	0	1
	1	1	0	0	0	1	0
			0	0	1	0	1
			0	1	0	0	0
			0	1	1	1	0
1	0	0	1	0	X	1	0
			1	1	X	0	1
	0	1	1	0	X	0	1
			1	1	X	1	0
	1	0	1	0	0	1	0
			1	0	1	0	1
			1	1	0	0	1
			1	1	1	1	1
	1	1	1	0	0	0	1
			1	0	1	1	1
			1	1	0	1	0
			1	1	1	0	1

Multilevel Implementation

```
.model alu.espresso
.inputs m s1 s0 ci ai bi
.outputs fi co
.names m ci co [30] [33] [35] fi
110-- 1
-1-11- 1
--01-1 1
--00-0 1
.names m ci [30] [33] co
-1-1 1
--11 1
111- 1
.names s0 ai [30]
01 1
10 1
.names m s1 bi [33]
111 1
.names s1 bi [35]
0- 1
-0 1
.end
```




12 Gates

Arithmetic Logic Unit Design

Contemporary Logic Design
Arithmetic Circuits

Sample ALU

Clever Multi-level Logic Implementation



8 Gates (but 3 are XOR)

S1 = 0 blocks Bi
Happens when operations involve Ai only

Same is true for Ci when M = 0

Addition happens when M = 1

Bi, Ci to XOR gates X2, X3

S0 = 0, X1 passes A

S0 = 1, X1 passes A

Arithmetic Mode:

Or gate inputs are Ai Ci and Bi (Ai xor Ci)

Logic Mode:

Cascaded XORs form output from Ai and Bi

© R.H. Katz Transparency No. 5-33

Arithmetic Logic Unit Design

Contemporary Logic Design
Arithmetic Circuits

74181 TTL ALU

Selection				M = 1 Logic Function	M = 0, Arithmetic Functions	
S3	S2	S1	S0		Cn = 0	Cn = 1
0	0	0	0	F = not A	F = A minus 1	F = A
0	0	0	1	F = A nand B	F = A B minus 1	F = A B
0	0	1	0	F = (not A) + B	F = A (not B) minus 1	F = A (not B)
0	0	1	1	F = 1	F = minus 1	F = zero
0	1	0	0	F = A nor B	F = A plus (A + not B)	F = A plus (A + not B) plus 1
0	1	0	1	F = not B	F = A B plus (A + not B)	F = A B plus (A + not B) plus 1
0	1	1	0	F = A xnor B	F = A minus B minus 1	F = (A + not B) plus 1
0	1	1	1	F = A + not B	F = A + not B	F = A minus B
1	0	0	0	F = (not A) B	F = A plus (A + B)	F = (A + not B) plus 1
1	0	0	1	F = A xor B	F = A plus B	F = A plus (A + B) plus 1
1	0	1	0	F = B	F = A (not B) plus (A + B)	F = A (not B) plus (A + B) plus 1
1	0	1	1	F = A + B	F = (A + B)	F = (A + B) plus 1
1	1	0	0	F = 0	F = A	F = A plus A plus 1
1	1	0	1	F = A (not B)	F = A B plus A	F = AB plus A plus 1
1	1	1	0	F = A B	F = A (not B) plus A	F = A (not B) plus A plus 1
1	1	1	1	F = A	F = A	F = A plus 1


© R.H. Katz Transparency No. 5-34

Arithmetic Logic Unit Design

Contemporary Logic Design
Arithmetic Circuits

74181 TTL ALU

Note that the sense of the carry in and out are **OPPOSITE** from the input bits




Fortunately, carry lookahead generator maintains the correct sense of the signals

© R.H. Katz Transparency No. 5-35

Arithmetic Logic Unit Design

Contemporary Logic Design
Arithmetic Circuits

16-bit ALU with Carry Lookahead




© R.H. Katz Transparency No. 5-36

Combinational Multiplier

Partial Product Accumulation

Contemporary Logic Design
Arithmetic Circuits



Note use of parallel carry-outs to form higher order sums

12 Adders, if full adders, this is 6 gates each = 72 gates

16 gates form the partial products


total = 88 gates!

© R.H. Katz Transparency No. 5-41


Combinational Multiplier

Another Representation of the Circuit

Contemporary Logic Design
Arithmetic Circuits



Building block: full adder + and




4 x 4 array of building blocks

© R.H. Katz Transparency No. 5-42

Case Study: 8 x 8 Multiplier

TTL Multipliers

Contemporary Logic Design
Arithmetic Circuits



Two chip implementation of 4 x 4 multiplier

© R.H. Katz Transparency No. 5-43

Case Study: 8 x 8 Multiplier

Contemporary Logic Design
Arithmetic Circuits

Problem Decomposition

How to implement 8 x 8 multiply in terms of 4 x 4 multiplies?


	A7-4	A3-0	
	* B7-4	B3-0	
8 bit products	A3-0 * B3-0	= PP0	
	A7-4 * B3-0	= PP1	
	A3-0 * B7-4	= PP2	
	A7-4 * B7-4	= PP3	
P15-12	P11-8	P7-4	P3-0
P3-0 = PP0 ₃₋₀			
P7-4 = PP0 ₃₋₀ + PP1 ₃₋₀ + PP2 ₃₋₀ + Carry-in			
P11-8 = PP1 ₇₋₄ + PP2 ₇₋₄ + PP3 ₃₋₀ + Carry-in			
P15-12 = PP3 ₇₋₄ + Carry-in			

© R.H. Katz Transparency No. 5-44

Case Study: 8 x 8 Multiplier

Contemporary Logic Design
Arithmetic Circuits

Calculation of Partial Products



Use 4 74284/285 pairs to create the 4 partial products

© R.H. Katz Transparency No. 5-45


Case Study: 8 x 8 Multiplier

Contemporary Logic Design
Arithmetic Circuits

Three-At-A-Time Adder

Clever use of the Carry Inputs

Sum A[3-0], B[3-0], C[3-0]:



Two Level Full Adder Circuit


Note: Carry lookahead schemes also possible!

© R.H. Katz Transparency No. 5-46

Case Study: 8 x 8 Multiplier

Contemporary Logic Design
Arithmetic Circuits

Three-At-A-Time Adder with TTL Components



Full Adders
(2 per package)

Standard ALU configured as 4-bit
cascaded adder
(with internal carry lookahead)


Note the off-set in the outputs

© R.H. Katz Transparency No. 5-47

Case Study: 8 x 8 Multiplier

Contemporary Logic Design
Arithmetic Circuits

Accumulation of Partial Products




Just a case of cascaded three-at-a-time adders!

© R.H. Katz Transparency No. 5-48

Case Study: 8 x 8 Multiplier

The Complete System



Case Study: 8 x 8 Multiplier

Package Count and Performance

4 74284/74285 pairs = 8 packages
4 74183, 3 74181, 1 74182 = 8 packages
16 packages total

Partial product calculation (74284/285) = 40 ns typ, 60 ns max

Intermediate sums (74183) = 9 ns/20ns = 15 ns average, 33 ns max

Second stage sums w/carry lookahead

74LS181: carry G and P = 20 ns typ, 30 ns max

74182: second level carries = 13 ns typ, 22 ns max

74LS181: formations of sums = 15 ns typ, 26 ns max

103 ns typ, 171 ns max

Chapter Review

We have covered:

- **Binary Number Representation**
positive numbers the same
difference is in how negative numbers are represented
twos complement easiest to handle:
one representation for zero, slightly
complicated complementation, simple addition
- **Binary Networks for Additions**
basic HA, FA
carry lookahead logic
- **ALU Design**
specification and implementation
- **BCD Adders**
Simple extension of binary adders
- **Multipliers**
4 x 4 multiplier: partial product accumulation
extension to 8 x 8 case