# **Chapter # 3: Multi-Level Combinational Logic**

Contemporary Logic Design

Randy H. Katz University of California, Berkeley

June 1993

■ © R.H. Katz Transparency No. 3-1

# • Multi-Level Logic

Conversion to NAND-NAND and NOR-NOR Networks

**DeMorgan's Law and Pushing Bubbles** 

**AND-OR-Invert Building Blocks** 

**CAD Tools for Multi-Level Optimization** 

• Time Response in Combinational Networks

**Gate Delays and Timing Waveforms** 

Hazards/Glitches and How To Avoid Them

© R.H. Katz Transparency No. 3-2


#### Multi-Level Logic: Advantages


Contemporary Logic Design Multi-Level Logic

Reduced sum of products form:

$$x = ADF + AEF + BDF + BEF + CDF + CEF + G$$

6 x 3-input AND gates + 1 x 7-input OR gate (may not exist!) 25 wires (19 literals plus 6 internal wires)





$$x = (A + B + C) (D + E) F + G$$

1 x 3-input OR gate, 2 x 2-input OR gates,

1 x 3-input AND gate

10 wires (7 literals plus 3 internal wires)

■ © R.H. Katz Transparency No. 3-3

#### Multi-Level Logic: Conversion of Forms

Contemporary Logic Design Multi-Level Logic

NAND-NAND and NOR-NOR Networks


DeMorgan's Law:  $(A + B)' = A' \cdot B'$ ;  $(A \bullet B)' = A' + B'$ 

Written differently:  $A + B = (A' \cdot B')'$ ;  $(A \bullet B) = (A' + B')'$ 

In other words.

OR is the same as NAND with complemented inputs AND is the same as NOR with complemented inputs NAND is the same as OR with complemented inputs NOR is the same as AND with complemented inputs

#### OR/NAND Equivalence



#### **Mult-Level Logic: Conversion Between Forms**

Contemporary Logic Design Multi-Level Logic

# AND/NOR Equivalence

Α	Ā	В	B	A • B	A + B	A • B	A + B	$A \rightarrow AND \rightarrow $
0	1	0	1	0	0	1	1	A = A = A = A = A = A = A = A = A = A =
0	1	1	0	0	0	0	0	
1	0	0	1	0	0	0	0	
1	0	1	0	1	1	0	0	A = NOR = A NOR
				•		•		$B = \frac{1}{2} \frac{NOR}{1} = B = \frac{1}{2} \frac{NOR}{2} \frac{1}{2} \frac{NOR}{2} \frac{1}{2} = \frac{1}{2} \frac{NOR}{2} \frac{1}{2} \frac{1}{2} \frac{NOR}{2} \frac{1}{2} \frac{1}{2} \frac{NOR}$

It is possible to convert from networks with ANDs and ORs to networks with NANDs and NORs by introducing the appropriate inversions ("bubbles")

To preserve logic levels, each introduced "bubble" must be matched with a corresponding "bubble"

© R.H. Katz Transparency No. 3-5


# 


# Multi-Level Logic: Conversion of Forms

Contemporary Logic Design

Multi-Level Logic

# Example: Map AND/OR network to NAND/NAND network







 $Z = [(A \cdot B)' (C \cdot D)']'$ 


Verify equivalence of the two forms


$$= [(A' + B') (C' + D')]'$$


This is the easy conversion!























#### Multi-Level Logic: AND-OR-Invert Block


Contemporary Logic Design Multi-Level Logic


AOI Function: Three stage logic—AND, OR, Invert

Multiple gates "packaged" as a single circuit block

logical concept

possible switch implementation





AND OR Invert two-input two-stack

2x2 AOI Schematic Symbol

3x2 AOI Schematic Symbol




© R.H. Katz Transparency No. 3-17

#### Multi-Level Logic: AND-OR-Invert

Contemporary Logic Design Multi-Level Logic

Example: XOR implementation

 $A \times B = A'B + AB'$ 



General procedure to place in AOI form:

Compute the complement in Sum of Products form by circling the 0's in the K-map!

$$f = (A' B' + A B)'$$



■ © R.H. Katz Transparency No. 3-18

#### Multi-Level Logic: AND-OR-Invert

Contemporary Logic Design Multi-Level Logic

# Example:

F = B C' + A C' + A B

Implemented by 2-input 3-stack AOI gate

$$F = (A + B) (A + C') (B + C')$$

$$F' = (B' + C) (A' + C) (A' + B')$$

Implemented by 2-input 3-stack OAI gate

# Example:

**4-bit Equality Function** 

Z = (A0 B0 + A0' B0') (A1 B1 + A1' B1') (A2 B2 + A2' B2') (A3 B3 + A3' B3')

Each implemented in single 2x2 AOI gate

Multi-Level Logic: AND-OR-Invert

Contemporary Logic Design

Multi-Level Logic

Example: AOI Implementation of a 4-Bit Equality Tester

**NOR** 

High if A0 ° B0, Low if A0 = B0  $A = B \ active \ low$ 

Conservation of bubbles

If all inputs are low
(asserted in negative logic)
then Ai = Bi, i=0,...,3
Output Z asserted

■ © R.H. Katz Transparency No. 3-20

#### Multi-Level Logic: CAD Tools for Simplification

Contemporary Logic Design


Multi-Level Logic

# Multi-Level Optimization:

- 1. Factor out common sublogic (reduce fan-in, increase gate levels), subject to timing constraints
- 2. Map factored form onto library of gates
- 3. Minimize number of literals (correlates with number of wires)

#### Factored Form:

sum of products of sum of products . . .



# Multi-Level Logic: CAD Tools for Simplification Operations on Factored Forms: • Decompostion • Extraction Manipulate network by interactively issuing the appropriate instructions • Factoring There exists no algorithm that guarantees "optimal" multi-level network will be obtained • Collapsing

# Multi-Level Logic: CAD Tools for Simplification


Contemporary Logic Design

Multi-Level Logic


#### Decomposition:


Take a single Boolean expression and replace with collection of new expressions:

F rewritten as:



Before Decomposition After Decomposition





# Multi-Level Logic: CAD Tools for Simplification

Contemporary Logic Design Multi-Level Logic

Substitution: function G into function F, express F in terms of G

$$F = A + B C$$
 (5 literals)  
 $G = A + B$ 

F rewritten in terms of G:

$$F = G(A + C)$$
 (2 literals)

Collapsing: reverse of substitution; use to eliminate levels to meet timing constraints

■ © R.H. Katz Transparency No. 3-26

#### Multi-Level Logic: CAD Tools for Simplification

Contemporary Logic Design

Multi-Level Logic

■ © R.H. Katz Transparency No. 3-25

Key to implementing these operations: "division" over Boolean functions

example:

Complexity: finding suitable divisors

G does not divide F under algebraic division rules

G does divide F under Boolean rules (very large number of these!)

🕳 © R.H. Katz Transparency No. 3-27 🚄

#### Multi-Level Logic: CAD Tools for Simplification


Contemporary Logic Design


Multi-Level Logic


#### misll Session with the Full Adder


```
UC Berkeley, MIS Release #2.1 (compiled 3-Mar-89 at 5:32 PM)
misll> re full.adder
misll> p
                                                                read equations
   {co} = a b ci + a b ci' + a b' ci + a' b ci
   {sum} = a b ci + a b' ci' + a' b ci' + a' b' ci
  \{co\} = a b' ci + b (ci (a' + a) + a ci')
  \{sum\} = ci (a' b' + a b) + ci' (a b' + a' b)
                                                                 two level minimization
misll> sim1 *
misll> p
   \{co\} = ab + aci + bci
   {sum} = a b ci + a b' ci' + a' b ci' + a' b' ci
misll> pf
  \{co\} = ci (b + a) + a b
  \{sum\} = ci (a' b' + a b) + ci' (a b' + a' b)
misll> gd *
misll> pf
                                                                 good decomposition
  \{co\} = a[2] + bci
  \{sum\} = a' [3]' + a [3]
  [2] = ci + b
  [3] = b' ci' + b ci
```

technology independent up to this point











#### **Multi-Level Logic: Tools for Simplication**

Contemporary Logic Design

Multi-Level Logic

#### Two-bit Adder





#### **Time Response in Combinational Networks**

Contemporary Logic Design Multi-Level Logic

■ © R.H. Katz Transparency No. 3-33


- · emphasis on timing behavior of circuits
- waveforms to visualize what is happening
- simulation to create these waveforms
- momentary change of signals at the outputs: hazards can be useful—pulse shaping circuits can be a problem — glitches: incorrect circuit operation


#### Terms:

gate delay— time for change at input to cause change at output minimum delay vs. typical/nominal delay vs. maximum delay careful designers design for the worst case!

rise time— time for output to transition from low to high voltage

fall time— time for output to transition from high to low voltage





# Time Response in Combinational Networks

Contemporary Logic Design Multi-Level Logic

Hazards/Glitches and How to Avoid Them

Unwanting switching at the outputs

Occur because delay paths through the circuit experience different propagation delays

Danger if logic "makes a decision" while output is unstable OR hazard output controls an asynchronous input (these respond immediately to changes rather than waiting for a synchronizing signal called a clock)


**Usual solutions:** 


wait until signals are stable (by using a clock)

never, never, never use circuits with asynchronous inputs

design hazard-free circuits

Suggest that first two approaches be used, but we'll tell you about hazard-free design anyway!





# **Time Response in Combinational Networks**

Contemporary Logic Design

Multi-Level Logic

# Glitch Example

General Strategy: add redundant terms

This eliminates 1-hazard? How about 0-hazard?


Re-express F in PoS form:

$$F = (A' + C')(A + D)$$

Glitch present!

Add term: (C' + D)

This expression is equivalent to the hazard-free SoP form of F



■ © R.H. Katz Transparency No. 3-41

# **Time Response in Combinational Networks**

Contemporary Logic Design

Multi-Level Logic

# Glitch Example

Start with expression that is free of static 1-hazards

Work with complement:

$$F' = (A C' + A' D + C' D)'$$

$$= (A' + D) (A + D') (C + D')$$

$$= AC + CD' + A'D'$$

covers all the adjacent 0's in the K-map

free of static-1 and static-0 hazards!

© R.H. Katz Transparency No. 3-42

#### **Time Response in Combinational Networks**

Contemporary Logic Design Multi-Level Logic

Detecting Static Hazards in Multi-Level Circuits


Calculate transient output function

variables and complements are treated as independent variables

cannot use X + X' = 1 or  $X \cdot X' = 0$  for simplifications

Example:

$$F = A B C + (A + D) (A' + C')$$



ABCD: 1111 to 1110, covered by term ABC, so no 1-hazard present

ABCD: 1110 to 1100, term ABC goes low while term AC' goes high

some static hazards are present!

© R.H. Katz Transparency No. 3-43

#### Time Response in Combinational Networks


Contemporary Logic Design

Multi-Level Logic

Static 1-hazards

Solution:

Add redundant terms to insure all adjacent transitions are covered by terms



1's hazards in F corrected in F2

#### **Time Response in Combinational Networks**

Contemporary Logic Design Multi-Level Logic

Static 0-Hazards

Similar to previous case, but work with the complement of F

If terms of the transient output function cover all 0 transitions, then no 0-hazards are present

$$\overline{F} = [A B C + (A + D) (A' + C')]'$$

$$= (A' + B' + C') (A' D' + A C)$$

$$= A' D' + A' B D' + A' C D' + A B' C$$

$$= A' D' + A B' C$$

$$+ B' C D'$$

$$AB 00 01 11 10$$

$$00 0 0 1 11$$

$$11 1 1 1 1$$

$$1 1 1 1 1$$

$$1 0 0 0 1 1$$


$$F = (A + D) (A' + B + C') (B + C' + D)$$

0-hazard on transition from 1010 to 0010

0-hazard free

equivalent to F2 on last slide

■ © R.H. Katz Transparency No. 3-45




#### Time Response in Combinational Networks

Contemporary Logic Design

Multi-Level Logic

Designing Networks for Hazard-free operation

Simply place transient output function in a form that guarantees that all adjacent ones are covered by a term



no term of the transient output function contains both a variable and its complement

$$F(A,B,C,D) = m(1,3,5,7,8,9,12,13,14,15)$$

$$= (A' + B + C') D + A (B + C')$$


(factored by distributive law, which does not introduce hazards since it does not depend on the complementarity laws for its validity)

# <u>Time Response in Combinational Networks</u>

Contemporary Logic Design Multi-Level Logic

# Dynamic Hazards

**Example with Dynamic Hazard** 



Three different paths from B or B' to output

$$ABC = 000, F = 1 \text{ to } ABC = 010, F = 0$$

different delays along the paths: G1 slow, G4 very slow

Handling dynamic hazards very complex

Beyond our scope

# **Chapter Review**

Contemporary Logic Design Multi-Level Logic

- Transition from Simple Gates to more complex gate building blocks
- Conversion from AND/OR, OR/AND to NAND/NAND, NOR/NOR
- Multi-Level Logic: Reduced gate count, fan-ins, but increased delay
- Use of misll to optimize multi-level logic and to perform mappings
- Time Response in Combinational Logic:

Gate Delay, Rise Time, Fall Time Hazards and Hazard-free Design