Contemporary Logic Design Introduction

Chapter # 1: Introduction

Contemporary Logic Design

Randy H. Katz University of California, Berkeley May 1993

© R.H. Katz Transparency No. 1-1

Motivation

Contemporary Logic Design Introduction

Dramatic Change in the Way Industry Does Hardware Design

- Pervasive use of Computer-Aided Design Tools
 Deemphasis on hand design methods
 Emphasis on abstract design representations

 Hardware design begins to look like software design
- Emergence of Rapid Implementation Circuit Technology

 Programmable rather than discrete logic
- Importance of Sound Design Methodologies
 Synchronous Designs
 Rules of Composition

© R.H. Katz Transparency No. 1-2

Contemporary Logic Design The Elements of Modern Design Introduction Representations, Circuit Technologies, Rapid Prototyping Design Behaviors Representations **Blocks** Waveforms Gates Truth Tables Boolean Algebra Rapid Prototyping Switches Technologies Simulation Synthesis PAL, PLA, ROM, PLD MOS Computer-Aided Design TTL Circuit **Technologies** © R.H. Katz Transparency No. 1-3


Chapter Overview

Contemporary Logic Design Introduction

- Process of Design
- Digital Systems
- Design Representations
- Rapid Prototyping

The Process Of Design

Contemporary Logic Design Introduction



Design

Initial concept: what is the function performed by the object? Constraints: How fast? How much area? How much cost? Refine abstract functional blocks into more concrete realizations

Implementation

Assemble primitives into more complex building blocks Composition via wiring Choose among alternatives to improve the design

Debug

Faulty systems: design flaws, composition flaws, component flaws Design to make debugging easier Hypothesis formation and troubleshooting skills

© R.H. Katz Transparency No. 1-5

The Art Of Design: Refinement of Representations Introduction

Contemporary Logic Design

Ĝ

Contemporary Logic Design

(Ŷ

ıG ¹

1. Functional Specification/What the System Does

Ex: Traffic Light Controller

Lights point in the directions N, S, E, W

Illuminates the same lights N as S and E as W

Cycles thru the sequence GREEN-YELLOW-RED

N-S and E-W never GREEN or YELLOW at the same time

Stay GREEN for 45 seconds, yellow for 15, red for 60

2. Performance Constraints/Requirements to be Met

speed: compute changes in under 100 ms

power: consume less than 20 watts

area: implementation in less than 20 square cm

cost: less than \$20 in manufacturing costs

© R.H. Katz Transparency No. 1-6


Introduction

The Art of Design: "To Design Is To Represent"

Contemporary Logic Design Introduction

- English language specification
 easy to write, but not precise and subject to ambiguity
- 2. Functional description
 more precise specification
 flow charts, program fragments
- 3. Structural description

 complex components decomposed into
 compositions of less complex components
- 4. Physical description
 the design in terms of most primitive
 building blocks, e. g., logic gates or
 transistors



The Process of Design

Implementation as Assembly

Top Down Design:


Complex functions replaced by more primitive functions

Bottom Up Design:

Primitives composed to build more and more complex assemblies

Rules of Composition and Correctness by Construction:
Electrical Rules: how many components can be cascaded?
Timing Rules: how does the system change in conjunction with periodic triggering events?

© R.H. Katz Transparency No. 1-7



Contemporary Logic Design The Process of Design Introduction **Bottom Up Assembly Building** Primitives composed to build more and more complex assemblies e.g., a group of rooms form a floor e.g., a group of floors form a bldg. Floor a group of transistors form a gate a group of gates form an addition circuit addition circuits plus storage circuits form a processor datapath Rooms © R.H. Katz Transparency No. 1-10

The Process of Design: Debugging the System

Contemporary Logic Design Introduction

© R.H. Katz Transparency No. 1-11

What Can Go Wrong

- Design Flaws
 Implementation does not meet functional specification
 Logic design is incorrect (wrong function implemented)

 Misinterpretation or corner cases ignored
- Implementation Flaws
 Individual modules function correctly but their compositions do not
 Misunderstanding of interface and timing behavior
 Wiring mistakes, Electrical mistakes
- Component Flaws
 Logically correct and correctly wired

 Not all hardware components are guaranteed to work!
 E.g., burnt out component

The Process of Design

Contemporary Logic Design Introduction

Debugging via Simulation Before Construction


Debugging Skills:

- Improving the testability of the design
- Formulating a testing plan and choosing test cases
- . Hypothesizing about the cause of the problem
- Isolating portions of the implementation for testing
- Effective use of laboratory instruments for troubleshooting


Digital Hardware Systems

Digital Systems

Digital vs. Analog Waveforms



Digital: only assumes discrete values



Introduction

Contemporary Logic Design

Analog: values vary over a broad range continuously

© R.H. Katz Transparency No. 1-13

Digital Hardware Systems

Contemporary Logic Design Introduction

Advantages of Digital Systems

Analog systems: slight error in input yields large error in output

Digital systems more accurate and reliable Readily available as self-contained, easy to cascade building blocks

Computers use digital circuits internally

Interface circuits (i.e., sensors & actuators) often analog

This course is about logic design, not system design (processor architecture), not circuit design (transistor level)

© R.H. Katz Transparency No. 1-14

Introduction

Contemporary Logic Design

Digital Hardware Systems

Contemporary Logic Design Introduction

Digital Binary Systems

- Two discrete values: yes, on, 5 volts, current flowing, magnetized North, "1" no, off, 0 volts, no current flowing, magnetized South, "0"
- Advantage of binary systems: rigorous mathematical foundation based on logic

IF the garage door is open AND the car is running

THEN the car can be backed out of the garage

both the door must be open and the car running before I can back out

IF N-S is green AND E-W is red

AND 45 seconds has expired since the last light change THEN we can advance to the next light configuration

the three preconditions must be true to imply the conclusion

Digital Hardware Systems

Boolean Algebra and Logical Operators

Algebra: variables, values, operations

In Boolean algebra, the values are the symbols 0 and 1 If a logic statement is false, it has value 0 If a logic statement is true, it has value 1

Operations: AND, OR, NOT

Х	Υ	X AND Y	X	Υ	X OR Y	X	NOT X
0	0	0	0	0	0	0	1
0	1	0	0	1	1	1	0
1	0	0	1	0	1		
1	1	1	1	1	1		

© R.H. Katz Transparency No. 1-15

Digital Hardware Systems

 Contemporary Logic Design Introduction

Hardware Systems and Logical Operators

IF the garage door is open
AND the car is running
THEN the car can be backed out of the garage

door open?	car running?	back out car?
false/0	false/0	false/0
false/0	true/1	false/0
true/1	false/0	false/0
true/1	true/1	TRUE/1

© R.H. Katz Transparency No. 1-17


Digital Hardware Systems

Contemporary Logic Design Introduction

The Real World

Physical electronic components are continuous, not discrete!

These are the building blocks of all digital components!



Transition from logic 1 to logic 0 does not take place instantaneously in real digital systems

Intermediate values may be visible for an instant

Boolean algebra useful for describing the steady state behavior of digital systems

Be aware of the dynamic, time varying behavior too!

© R.H. Katz Transparency No. 1-18

Digital Hardware Systems

Contemporary Logic Design Introduction

Digital Circuit Technologies

Integrated circuit technology choice of conducting, non-conducting, sometimes conducting ("semiconductor") materials

whether or not their interaction allows electrons to flow forms the basis for electrically controlled switches

Main technologies

MOS: Metal-Oxide-Silicon


Bipolar Transistor-Transistor Logic Emitter Coupled Logic

Digital Hardware Systems

Contemporary Logic Design Introduction

MOS Technology


Transistor
basic electrical switch




three terminal switch: gate, source, drain

voltage between gate and source exceeds threshold switch is conducting or "closed" electrons flow between source and drain

when voltage is removed, the switch is "open" or non-conducting connection between source and drain is broken





Digital Hardware Systems

Introduction

Contemporary Logic Design

Sequential logic

inputs and outputs overlap outputs depend on inputs and the entire history of execution!

network typically has only a limited number of unique configurations these are called *states* e.g., traffic light controller sequences infinitely through four states

new component in sequential logic networks:

storage elements to remember the current state

output and new state is a function of the inputs and the old state i.e., the fed back inputs are the state!


Synchronous systems


period reference signal, the clock, causes the storage elements to accept new values and to change state

Asynchronous systems no single indication of when to change state

© R.H. Katz Transparency No. 1-23

Contemporary Logic Design Digital Hardware Systems Introduction Combinational vs Sequential Logic Other Inputs, Like Timer Alarms **Traffic Light Example** Traffic Light New Traffic Light Controller Controller Configuration Current Traffic Timer Alarms Next State Output Detailed Light ombinational mbinational Control Signals Logic Logic Current State **Next State Logic Current State Output Logic** Maps current Storage elements Current state mapped state and alarm replaced by next state into control signals events into the to change the lights when the clock signal next state arrives and to start the event timers IF controller in state N-S green, E-W red AND the 45 second timer alarm is asserted THEN the next state becomes N-S vellow. E-W red when the clk signal is next asserted © R.H. Katz Transparency No. 1-24









Contemporary Logic Design Introduction

Implementation of AND and OR Functions with Switches



AND function Series connection to TRUE



OR function Parallel connection to TRUE

Representations of a Digital Design

Contemporary Logic Design Introduction

Truth Tables

tabulate all possible input combinations and their associated output values

Example: half adder adds two binary digits to form Sum and Carry

Α	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

NOTE: 1 plus 1 is 0 with a carry of 1 in binary

Example: full adder adds two binary digits and Carry in to form Sum and Carry Out

© R.H. Katz Transparency No. 1-26

Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

__ © R.H. Katz Transparency No. 1-27

Representations of a Digital Design

Contemporary Logic Design Introduction

Boolean Algebra


values: 0, 1

variables: A, B, C, ..., X, Y, Z operations: NOT, AND, OR, ...

NOT X is written as \overline{X} X AND Y is written as X & Y, or sometimes X Y X OR Y is written as X + Y

Deriving Boolean equations from truth tables:


ΑВ	Sum = AB	+ AB	
0 0 0 1 1 0 1 1	0 1 0 1 0 0	OR'd together product terms for each truth table row where the function is 1 if input variable is 0, it appears in complemented form; if 1, it appears uncomplemented	
Carry = A B			



Representations of a Digital Design: Boolean Algebra Introduction

Reducing the complexity of Boolean equations

Laws of Boolean algebra can be applied to full adder's carry out function to derive the following simplified expression:





Verify equivalence with the original Carry Out truth table:

place a 1 in each truth table row where the product term is true

each product term in the above equation covers exactly two rows in the truth table; several rows are "covered" by more than one term

© R.H. Katz Transparency No. 1-31






Representations of a Digital Design Waveforms

Contemporary Logic Design Introduction

dynamic behavior of a circuit real circuits have non-zero delays

Timing Diagram of the Half Adder




Output changes are delayed from input changes

The propagation delay is sensitive to paths in the circuit

Outputs may temporarily change from the correct value to the wrong value back again to the correct value: this is called a *glitch* or *hazard*

__ © R.H. Katz Transparency No. 1-34



Representations of a Digital Design

Contemporary Logic Design Introduction


Blocks

structural organization of the design


black boxes with input and output connections

corresponds to well defined functions

concentrates on how the components are composed by wiring



Full Adder realized in terms of composition of half adder blocks




Block diagram representation of the Full Adder

Representations of a Digital Design

Contemporary Logic Design Introduction

Waveform Verification

Does the composed full adder behave the same as the full gate implementation?



Sum, Cout waveforms lag input changes in time

How many time units after input change is it safe to examine the outputs?

© R.H. Katz Transparency No. 1-37

© R.H. Katz Transparency No. 1-39

Representation of a Digital Design: Behaviors

Contemporary Logic Design Introduction

ABEL Hardware Description Language

```
MODULE half adder:
                     a, b, sum, carry PIN 1, 2, 3, 4;
                     TRUTH_TABLE {[a, b] -> [sum, carry]}
Truth Table
                       [0, 0] \rightarrow [0, 0];
Specification
                       [0, 1] -> [1, 0];
                       [1, 0] \rightarrow [1, 0];
                       [1, 1] \rightarrow [0, 1];
                     END half adder;
                     MODULE half adder:
                     a, b, sum, carry PIN 1, 2, 3, 4;
  Equation
                     EOUATIONS
Specification
                       SUM = (A \& !B) # (!A \& B);
                       CARRY = A & B
                     END half_adder;
```

AND

OR

© R.H. Katz Transparency No. 1-38

NOT

Representations of a Digital Design

Contemporary Logic Design Introduction

Behaviors

Hardware description languages structure and function of the digital design

Example: Half Adder in VHDL

-- internal behavior

END behavioral:

BEGIN

ARCHITECTURE behavioral OF and gate IS

z <= a AND b AFTER 10 ns;

-- **** inverter gate model ***** **Black Box View** -- external ports ENTITY inverter gate; as seen by outside PORT (a: IN BIT; z: OUT BIT); world END inverter_gate; -- internal behavior ARCHITECTURE behavioral OF inverter_gate IS Internal Behavior BEGIN z <= NOT a AFTER 10 ns; ◆ Note delay statement END behavioral; -- **** and gate model ***** -- external ports ENTITY and gate; PORT (a, b: IN BIT; z: OUT BIT); END and_gate;

Representation of a Digital Design: Behaviors

Contemporary Logic Design Introduction

```
-- **** or gate model *****
-- external ports
                                             AND, OR, NOT models
ENTITY or_gate;
                                              typically included in a
  PORT (a, b: IN BIT; z: OUT BIT);
                                                      library
END or gate;
-- internal behavior
ARCHITECTURE behavioral OF or gate IS
   z <= a OR b AFTER 10 ns;
END behavioral:
-- ***** half adder model *****
-- external ports
ENTITY half adder;
   PORT (a_in, b_in: INPUT; sum, c_out: OUTPUT);
END half adder:
                                                 Particular components
-- internal structure
                                                 to be used within the
ARCHITECTURE structural of half adder IS
                                                 model of the half adder
   -- component types to use
   COMPONENT inverter_gate
      PORT (a: IN BIT; z: OUT BIT); END COMPONENT;
   COMPONENT and gate
      PORT (a, b: IN BIT; z: OUT BIT); END COMPONENT;
   COMPONENT or gate
      PORT (a, b: IN BIT; z: OUT BIT); END COMPONENT;
   -- internal signal wires
   SIGNAL s1, s2, s3, s4: BIT;
                                       © R.H. Katz Transparency No. 1-40
```

Representation of a Digital Design: Behaviors

Contemporary Logic Design Introduction

BEGIN

-- one line for each gate, describing its type and connections


i1: inverter_gate PORT MAP (a_in, s1); i2: inverter_gate PORT MAP (b_in, s2);

a1: and_gate PORT MAP (b_in, s1, s3); a2: and_gate PORT MAP (a_in, s2, s4);

a2: and_gate PORT MAP (a_in, s2, s4)
o1: or_gate PORT MAP (s3, s4, sum);
END structural;

Textual description of the netlist

This VHDL specification corresponds to the following labeled schematic



Rapid Electronic System Prototyping

Contemporary Logic Design Introduction

Goals:

quick construction of digital systems to prove concept rapid exploration of alternative design approaches

performance traded off for faster path to implementation

Techniques:

computer-aided design tools

simulation: find out how the design will behave

before constructing it

synthesis: generate detailed descriptions, like schematics,

from high level descriptions, like Boolean equations

quick turnaround implementation technologies programmable logic

© R.H. Katz Transparency No. 1-42

Rapid Electronic System Prototyping:


Contemporary Logic Design Introduction

Computer-Aided Design

Synthesis tools

create a portion of the design from other portions

map more abstract representation to more physical representation



map a representation into a more optimized form of that representation, e.g., espresso

© R.H. Katz Transparency No. 1-43

Rapid Electronic System Prototyping

Contemporary Logic Design Introduction

Simulation

program which dynamically executes an abstract design description

obtain verification of functional correctness and some timing information before the design is physically constructed

easier to probe and debug a simulation than an implemented design

simulation cannot guarantee that a design will work only as good as the test cases attempted does not check electrical errors abstracts away some of the realities of a real system

Logic Simulation

design described in terms of logic gates values are 0, 1 (plus others to be introduced) good for truth table verification

Timing Simulation

waveform inputs and outputs model of gate delays are the waveform shapes what was expected? identification of performance bottlenecks

Rapid Electronic System Implementation

Contemporary Logic Design Introduction

Rapid Implementation Technologies

the function and interconnect of a component can be "personalized"

alternative to discrete logic gates and wires

reduces wiring complexity and parts count

facilitates more rapid design changes and enhancements

Programming with 1's and 0's

component function configured through truth table

interconnect among internal modules also configured in this way selectively blown fuses programmable switching matrix configured by 1's and 0's

© R.H. Katz Transparency No. 1-45

Chapter Review

Contemporary Logic Design Introduction

We have introduced:

• the process of design:

functional decomposition and design by assembly

· the kinds of systems we will be designing:

combinational and sequential logic binary digital systems implemented in MOS and bipolar technology

• the many levels of design representation:

from switches to behavioral descriptions

• the changing technological landscape:

rapid electronic system implementation facilitated by computer-aided design tools (in particular, synthesis and simulation tools) and programmable logic devices

© R.H. Katz Transparency No. 1-47

Rapid Electronic System Prototyping

Contemporary Logic Design Introduction

Example: Read-Only Memories

hardware implementation of a two dimensional array

inputs form the index into the array

the binary word at the indexed memory location contains the output values

contents are programmed once, read many times

Half Adder Realized as a ROM:

Full Adder Realized as a ROM:

